Patents by Inventor Christine Hau-Riege
Christine Hau-Riege has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190043817Abstract: The present disclosure provides packages and methods for fabricating packages. A package may comprise a wafer-level package (WLP) layer comprising a WLP contact and a component within the WLP layer associated with a component depth. A conductive pillar is disposed on the WLP contact and comprises an opposite surface that forms an array pad. The package further comprises a mold over the WLP layer and at least partially surrounding the conductive pillar, wherein the mold compound and the array pad form a substantially planar land grid array (LGA) contact surface that is configured to couple the package to a land grid array. The LGA contact surface has a height that is equal to a selected LGA component height, and the selected LGA component height is equal to a difference between a keepout distance associated with a characteristic of the component within the WLP layer and the component depth.Type: ApplicationFiled: September 14, 2018Publication date: February 7, 2019Inventors: Manoj KADADE, Haiyong XU, Ruey Kae ZANG, Yue LI, Xiaonan ZHANG, Christine HAU-RIEGE
-
Publication number: 20180211957Abstract: A CMOS device with a plurality of PMOS transistors and a plurality of NMOS transistors includes a first interconnect and a second interconnect on an interconnect level connecting a first subset and a second subset of PMOS drains together, respectively. The first and second subsets are different and the first and second interconnect are disconnected on the interconnect level. A third interconnect and a fourth interconnect on the interconnect level connect a first subset and a second subset of the NMOS drains together, respectively. The third interconnect and the fourth interconnect are disconnected on the interconnect level. The first, second, third, fourth interconnects are coupled together through at least one other interconnect level. Additional interconnects on the interconnect level connect the first and third interconnects together, and the second and fourth interconnects together, to provide parallel current paths with a current path through the at least one other interconnect level.Type: ApplicationFiled: March 21, 2018Publication date: July 26, 2018Inventors: Seid Hadi RASOULI, Michael BRUNOLLI, Christine HAU-RIEGE, Mickael Sebtastien Alain MALABRY, Sucheta Kumar HARISH, Prathiba BALASUBRAMANIAN, Kamesh MEDISETTI, Nikolay BOMSHTEIN, Animesh DATTA, Ohsang KWON
-
Publication number: 20180053740Abstract: The present disclosure provides packages and methods for fabricating packages. A package may comprise a wafer-level package (WLP) layer comprising first and second WLP contacts and first and second conductive pillars disposed on the first and second WLP contacts. Each conductive pillar may comprise a surface opposite the WLP contact that forms an array pad. The array pads may have different sizes. The package may further comprise a mold over the WLP layer and at least partially surrounding the conductive pillars, wherein the mold compound and the first array pads form a substantially planar LGA contact surface that is configured to couple the package to a land grid array.Type: ApplicationFiled: August 22, 2016Publication date: February 22, 2018Inventors: Manoj KAKADE, Haiyong XU, Ruey Kae ZANG, Yue LI, Xiaonan ZHANG, Christine HAU-RIEGE
-
Patent number: 8723321Abstract: The peeling stress between a Cu line and a capping layer thereon, after via patterning, is reduced by varying the shape of the via and positioning the via to increase the space between the via and the line edge, thereby increasing electromigration lifetime. Embodiments include varying the shape of the via, as by forming an oval or rectangular shape via, such that the ratio of the minor axis of the oval to the line with or the ratio of the width of the rectangle to the line width is less than about 0.7.Type: GrantFiled: June 8, 2006Date of Patent: May 13, 2014Assignee: GLOBALFOUNDIES Inc.Inventors: Christy Woo, Jun “Charlie” Zhai, Paul Besser, Kok-Yong Yiang, Richard C. Blish, Christine Hau-Riege
-
Patent number: 7818655Abstract: According to one exemplary embodiment, a computer implemented method for detecting multiple failure modes in a set of electromigration failure data points includes sorting the data points by time to failure and dividing the data points to form first and second groups of data points to determine a first combination of first and second seed groups of data points providing an initial highest weighted R-square. The method further includes defining an intermediate group of data points shared between the first and second seed groups of data points and grouping the intermediate group of data points with the first and second seed groups of data points to determine a second combination of the first and second seed groups of data points providing a final highest weighted R-square. The initial highest weighted R-square is then compared to the final highest weighted R-square.Type: GrantFiled: May 19, 2006Date of Patent: October 19, 2010Assignee: Advanced Micro Devices, Inc.Inventors: Eun-Joo Lee, Christine Hau-Riege
-
Patent number: 7451411Abstract: The present invention provides an integrated circuit design system, comprising providing a design system in a computer system, providing a layout design tool coupled to the design system, wherein the layout design tool creates an interconnect structure to satisfy electromigration criteria, and manipulating a design database within the design system.Type: GrantFiled: June 26, 2006Date of Patent: November 11, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Christine Hau-Riege, Amit P. Marathe
-
Publication number: 20070300200Abstract: The present invention provides an integrated circuit design system, comprising providing a design system in a computer system, providing a layout design tool coupled to the design system, wherein the layout design tool creates an interconnect structure to satisfy electromigration criteria, and manipulating a design database within the design system.Type: ApplicationFiled: June 26, 2006Publication date: December 27, 2007Applicant: Advanced Micro Devices, Inc.Inventors: Christine Hau-Riege, Amit P. Marathe
-
Publication number: 20070284748Abstract: The peeling stress between a Cu line and a capping layer thereon, after via patterning, is reduced by varying the shape of the via and positioning the via to increase the space between the via and the line edge, thereby increasing electromigration lifetime. Embodiments include varying the shape of the via, as by forming an oval or rectangular shape via, such that the ratio of the minor axis of the oval to the line with or the ratio of the width of the rectangle to the line width is less than about 0.7.Type: ApplicationFiled: June 8, 2006Publication date: December 13, 2007Inventors: Christy Woo, Jun "Charlie" Zhai, Paul Besser, Kok-Yong Yiang, Richard C. Blish, Christine Hau-Riege
-
METHOD AND TEST STRUCTURE FOR ESTIMATING ELECTROMIGRATION EFFECTS CAUSED BY POROUS BARRIER MATERIALS
Publication number: 20070278484Abstract: By providing a test structure for electromigration tests in semiconductor devices, which may indicate the status of a barrier layer at the bottom of a test via in the structure, a significantly increased reliability of respective electromigration tests may be obtained. Furthermore, the degree of porosity of the barrier layer may be estimated on the basis of the resulting test structure, which comprises a feed line having an increased probability for void formation compared to the test via, when a specific degree of porosity is created in the test via.Type: ApplicationFiled: January 24, 2007Publication date: December 6, 2007Inventors: Frank Feustel, Christine Hau-Riege, Tobias Letz -
Patent number: 7153774Abstract: A method of making a semiconductor device is described. That method includes forming a copper containing layer on a substrate, and forming an alloying layer that includes an alloying element on the copper containing layer. After applying heat to cause an intermetallic layer that includes copper and the alloying element to form on the surface of the copper containing layer, a barrier layer is formed on the intermetallic layer.Type: GrantFiled: June 6, 2002Date of Patent: December 26, 2006Assignee: Intel CorporationInventors: Stefan Hau-Riege, Christine Hau-Riege, Wen-Yue Zheng
-
Patent number: 7026225Abstract: A semiconductor component having a feature suitable for inhibiting stress induced void formation and a method for manufacturing the semiconductor component. A semiconductor substrate is provided having a major surface. A layer of dielectric material is formed over the major surface. A metallization system is formed over the layer of dielectric material, wherein the metallization system includes a portion having gaps or apertures which inhibit stress induced void formation.Type: GrantFiled: October 29, 2003Date of Patent: April 11, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Christine Hau-Riege, Amit Marathe, John Sanchez, Jr.
-
Patent number: 6870262Abstract: A method is provided for forming a wafer stack. This may include providing a first wafer having a first plurality of metalized trenches on a surface of the first wafer. A second wafer may be provided having a second plurality of metalized trenches on a surface of the second wafer facing the first wafer. The first plurality of metalized trenches may be solder bonded to the second plurality of metalized trenches.Type: GrantFiled: September 25, 2003Date of Patent: March 22, 2005Assignee: Intel CorporationInventors: Stefan Hau-Riege, Christine Hau-Riege
-
Patent number: 6867056Abstract: For testing for stress-migration failure of interconnect, an interconnect test structure is formed with a first feeder line coupled to a test line by a first no-flux structure, and with a second feeder line coupled to the test line by a second no-flux structure. A respective width of ea ch of the first and second feeder lines is greater than a width of the test line. A resistance meter and a timer measure a stress-migration life-time of the interconnect test structure with a current being continuously conducted through the interconnect test structure that is continuously heated to a predetermined temperature.Type: GrantFiled: October 30, 2002Date of Patent: March 15, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Christine Hau-Riege, Amit P. Marathe
-
Patent number: 6822437Abstract: An interconnect test structure for characterizing electromigration includes a test line and a feeder coupled to the test line by a via structure. A width of the feeder line is greater than a width of the test line. Slots are formed in the feeder line for preventing formation of a stress-induced void at an interface between the feeder line and the via structure. Thus, an increase in resistance of the test structure is attributable to electromigration failure of the test line.Type: GrantFiled: February 10, 2003Date of Patent: November 23, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Christine Hau-Riege, John Sanchez, Amit P. Marathe
-
Patent number: 6822473Abstract: Electromigration permeability is determined for a layer material within an interconnect test structure comprised of a feeder line, a test line, and a supply line. A no-flux structure is disposed between the feeder line and the test line, and the layer material is disposed between the test line and the supply line. A respective current density and length product for each of the test line and the supply line is less than a critical Blech length constant, (J*L)CRIT. A net current density and length product (J*L)NET for the test line and the supply line is greater than the (J*L)CRIT. The electromigration permeability of the layer material is determined from an electromigration lifetime of the interconnect test structure with current flowing therein.Type: GrantFiled: October 30, 2002Date of Patent: November 23, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Christine Hau-Riege, Stefan Hau-Riege, Amit P. Marathe
-
Patent number: 6818557Abstract: The electromigration resistance of capped Cu or Cu alloy interconnects is significantly improved and hillock formation is significantly reduced by sequentially and contiguously treating the exposed planarized surface of in-laid Cu with a plasma containing NH3 and N2, ramping up the introduction of trimethylsilane and then initiating deposition of a silicon carbide capping layer. Embodiments include treating the exposed surface of in-laid Cu with a soft NH3 plasma diluted with N2, shutting off the power, discontinuing the N2 flow and introducing He, then ramping up the introduction of trimethylsilane in three stages, and then initiating plasma enhanced chemical vapor deposition of a silicon carbide capping layer, while maintaining substantially the same temperature of 335° C. throughout plasma treatment and silicon carbide capping layer deposition. Embodiments also include forming Cu dual damascene structures formed in dielectric material having a dielectric constant (k) less than 3.9.Type: GrantFiled: December 12, 2002Date of Patent: November 16, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Minh Van Ngo, Christine Hau-Riege, Steve Avanzino, Robert A. Huertas
-
Patent number: 6768323Abstract: For locating an extrusion from an interconnect, an extrusion monitor structure is formed to surround the interconnect and is separated from the interconnect by a dielectric material. A first via is coupled to the interconnect, and a second via is coupled to the extrusion monitor structure and separated from the first via by a via distance (Lv). The extrusion is located at an extrusion site distance (Lextrusion) from the first via and between the first and second vias to short-circuit the interconnect to the extrusion monitor structure. A resistance (Rtotal) between the first and second vias is measured, and the Lextrusion is determined from a relationship with Rtotal, Lv, and resistivities and dimensions of the interconnect and the extrusion monitor structure.Type: GrantFiled: October 30, 2002Date of Patent: July 27, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Christine Hau-Riege, Stefan Hau-Riege
-
Patent number: 6762597Abstract: For determining electromigration permeability of a layer material, a test line, a feeder line, and a cathode line of an interconnect test structure are formed with current flowing from the test line through the feeder line to the cathode line. A no-flux structure is disposed between the cathode line and the feeder line, and the layer material is disposed between the feeder line and the test line. A respective current density and length product of the feeder line and the test line is respectively less than and greater than a respective critical Blech length constant. An occurrence of a void within the feeder line or the test line indicates that the layer material is permeable or impermeable.Type: GrantFiled: October 30, 2002Date of Patent: July 13, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Christine Hau-Riege, Stefan Hau-Riege, Amit P. Marathe
-
Patent number: 6725433Abstract: A methodology for testing interconnect structures includes testing a number of short line interconnects having the same length and different reservoir sizes. By measuring and comparing the stress values on the interconnects, a relationship between reservoir area and jLcrit may be obtained. This information may then be used to more accurately assess the reliability of an interconnect and to design more reliable interconnects.Type: GrantFiled: September 24, 2002Date of Patent: April 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Christine Hau-Riege, Amit Marathe
-
Patent number: 6714037Abstract: A system and method is disclosed for determining a barrier permeability at a via. A test structure is formed having a test barrier between two conductors. A substantially constant current is conducted through the test structure to measure the lifetime of the test structure. A barrier permeability value is assigned to the test barrier of the test structure based on the measured lifetime. The system also includes a test structure having a first conductor, a second conductor forming an interconnect, a no-flux barrier substantially impermeable to mass flux between the first and second conductor, a third conductor, and a test barrier between the second and third conductor, to be assessed for the barrier permeability value. A current source supplies the current through the test structure. A timer measures the lifetime of the test structure, and a processor determines the value of barrier permeability &agr; of the test barrier based on the measured lifetime of the test structure.Type: GrantFiled: June 25, 2002Date of Patent: March 30, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Christine Hau-Riege, Amit Marathe