Patents by Inventor Christopher M. Prindle
Christopher M. Prindle has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10734525Abstract: The disclosure relates to gate-all-around (GAA) transistors with a spacer support, and related methods. A GAA transistor according to embodiments of the disclosure includes: at least one semiconductor channel structure extending between a source terminal and a drain terminal; a spacer support having a first portion thereof positioned underneath and a second portion thereof positioned alongside a first portion of the at least one semiconductor channel structure; and a gate metal surrounding a second portion of the at least one semiconductor channel structure between the source and drain terminals; wherein the spacer support is positioned between the gate metal and the source or drain terminal.Type: GrantFiled: March 14, 2018Date of Patent: August 4, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Ruilong Xie, Julien Frougier, Christopher M. Prindle, Nigel G. Cave
-
Publication number: 20190288117Abstract: The disclosure relates to gate-all-around (GAA) transistors with a spacer support, and related methods. A GAA transistor according to embodiments of the disclosure includes: at least one semiconductor channel structure extending between a source terminal and a drain terminal; a spacer support having a first portion thereof positioned underneath and a second portion thereof positioned alongside a first portion of the at least one semiconductor channel structure; and a gate metal surrounding a second portion of the at least one semiconductor channel structure between the source and drain terminals; wherein the spacer support is positioned between the gate metal and the source or drain terminal.Type: ApplicationFiled: March 14, 2018Publication date: September 19, 2019Inventors: Ruilong Xie, Julien Frougier, Christopher M. Prindle, Nigel G. Cave
-
Patent number: 10388770Abstract: One illustrative IC product disclosed herein includes a transistor device including a gate structure positioned above an active region, first and second conductive source/drain structures positioned adjacent opposite sidewalls of the gate structure and an insulating material positioned laterally between the gate structure and each of the first and second conductive source/drain structures. The product also includes first and second air gaps positioned adjacent opposite sidewalls of the gate structure, a gate contact structure that is positioned entirely above the active region and conductively coupled to the gate structure and a source/drain contact structure that is positioned entirely above the active region and conductively coupled to at least one of the first and second conductive source/drain structures.Type: GrantFiled: March 19, 2018Date of Patent: August 20, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Chanro Park, Christopher M. Prindle
-
Patent number: 10388747Abstract: One illustrative integrated circuit product disclosed herein includes a transistor device comprising a T-shaped gate structure positioned above an active region defined in a semiconducting substrate, the T-shaped portion of the gate structure comprising a relatively wider upper portion and a relatively narrower lower portion, and first and second conductive source/drain structures positioned adjacent opposite sidewalls of the T-shaped gate structure. In this example, the product also includes first and second air gaps positioned adjacent opposite sidewall of the T-shaped gate structure, wherein each of the air gaps is positioned between at least the lower portion of one of the sidewalls of the T-shaped gate structure and the adjacent conductive source/drain structure.Type: GrantFiled: March 28, 2018Date of Patent: August 20, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Christopher M. Prindle, Emilie Bourjot, Laertis Economikos
-
Patent number: 10290738Abstract: One illustrative method disclosed includes, among other things, forming a gate structure around a fin and above a layer of insulating material, forming a gate spacer adjacent the gate structure and a fin spacer positioned adjacent the fin above the insulating material, the fin spacer leaving an upper surface of the fin exposed, and performing at least one etching process to remove at least a portion of the fin positioned between the fin spacer, the fin having a recessed upper surface that at least partially defines a fin recess positioned between the fin spacer. In this example, the method further includes forming an epi semiconductor material on the fin recess and removing the fin spacer from adjacent the epi semiconductor material while leaving a portion of the gate spacer in position adjacent the gate structure.Type: GrantFiled: April 10, 2017Date of Patent: May 14, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Christopher M. Prindle, Kwan-Yong Lim
-
Publication number: 20190081145Abstract: A structure and method for forming sets of contact structures to source/drain regions of complimentary N-type field effect transistors (NFETs) and P-type field effect transistors (PFETs). The structure including a NFET structure including a first fin positioned on a substrate and a PFET structure including a second fin positioned on the substrate, wherein a source/drain region (S/D) of the first fin and a S/D of the second fin include non-uniform openings at an uppermost surface. A method of forming non-uniformly openings in the S/Ds of the complimentary NFETs and PFETs including forming mask on the PFET to protect the structure during formation of openings in the NFET S/D. A method of forming non-uniform openings in the S/D of the complimentary NFETs and PFETs including reducing the epitaxially growth of the NFET S/D to form an opening therein.Type: ApplicationFiled: September 12, 2017Publication date: March 14, 2019Inventors: Ruilong Xie, Christopher M. Prindle, Nigel G. Cave, Mark V. Raymond
-
Patent number: 10170544Abstract: An integrated circuit product includes a FinFET device, a device isolation region that is positioned around a perimeter of the FinFET device, and an isolation protection layer that is positioned above the device isolation region. The FinFET device includes at least one fin, a gate structure, and a sidewall spacer, the device isolation region includes a first insulating material, and the isolation protection layer includes a material that is different from the first insulating material. A first portion of the isolation protection layer is positioned under a portion of the gate structure and under a portion of the sidewall spacer, wherein a second portion of the isolation protection layer is not positioned under the gate structure and is not positioned under the sidewall spacer, the first portion of the isolation protection layer having a thickness that is greater than a thickness of the second portion.Type: GrantFiled: December 6, 2017Date of Patent: January 1, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Christopher M. Prindle, Min Gyu Sung, Tek Po Rinus Lee
-
Publication number: 20180294348Abstract: One illustrative method disclosed includes, among other things, forming a gate structure around a fin and above a layer of insulating material, forming a gate spacer adjacent the gate structure and a fin spacer positioned adjacent the fin above the insulating material, the fin spacer leaving an upper surface of the fin exposed, and performing at least one etching process to remove at least a portion of the fin positioned between the fin spacer, the fin having a recessed upper surface that at least partially defines a fin recess positioned between the fin spacer. In this example, the method further includes forming an epi semiconductor material on the fin recess and removing the fin spacer from adjacent the epi semiconductor material while leaving a portion of the gate spacer in position adjacent the gate structure.Type: ApplicationFiled: April 10, 2017Publication date: October 11, 2018Inventors: Ruilong Xie, Christopher M. Prindle, Kwan-Yong Lim
-
Publication number: 20180102409Abstract: An integrated circuit product includes a FinFET device, a device isolation region that is positioned around a perimeter of the FinFET device, and an isolation protection layer that is positioned above the device isolation region. The FinFET device includes at least one fin, a gate structure, and a sidewall spacer, the device isolation region includes a first insulating material, and the isolation protection layer includes a material that is different from the first insulating material. A first portion of the isolation protection layer is positioned under a portion of the gate structure and under a portion of the sidewall spacer, wherein a second portion of the isolation protection layer is not positioned under the gate structure and is not positioned under the sidewall spacer, the first portion of the isolation protection layer having a thickness that is greater than a thickness of the second portion.Type: ApplicationFiled: December 6, 2017Publication date: April 12, 2018Inventors: Ruilong Xie, Christopher M. Prindle, Min Gyu Sung, Tek Po Rinus Lee
-
Patent number: 9876077Abstract: One illustrative method disclosed herein includes, among other things, forming a plurality of trenches in a semiconductor substrate so as to define a plurality of fins, forming a recessed layer of insulating material comprising a first insulating material in the trenches, wherein a portion of each of the plurality of fins is exposed above an upper surface of the recessed layer of insulating material, and masking a first portion of a first fin and performing at least one first etching process to remove at least a portion of an unmasked second fin. In this example, the method further includes forming a device isolation region for the FinFET device that comprises a second insulating material and forming an isolation protection layer above the device isolation region.Type: GrantFiled: June 30, 2016Date of Patent: January 23, 2018Assignee: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Christopher M. Prindle, Min Gyu Sung, Tek Po Rinus Lee
-
Publication number: 20180006111Abstract: One illustrative method disclosed herein includes, among other things, forming a plurality of trenches in a semiconductor substrate so as to define a plurality of fins, forming a recessed layer of insulating material comprising a first insulating material in the trenches, wherein a portion of each of the plurality of fins is exposed above an upper surface of the recessed layer of insulating material, and masking a first portion of a first fin and performing at least one first etching process to remove at least a portion of an unmasked second fin. In this example, the method further includes forming a device isolation region for the FinFET device that comprises a second insulating material and forming an isolation protection layer above the device isolation region.Type: ApplicationFiled: June 30, 2016Publication date: January 4, 2018Inventors: Ruilong Xie, Christopher M. Prindle, Min Gyu Sung, Tek Po Rinus Lee
-
Publication number: 20150340468Abstract: A method includes forming at least one fin in a semiconductor substrate. A sacrificial gate structure is formed around a first portion of the at least one fin. Sidewall spacers are formed adjacent the sacrificial gate structure. The sacrificial gate structure and spacers expose a second portion of the at least one fin. An epitaxial material is formed on the exposed second portion. At least one process operation is performed to remove the sacrificial gate structure and thereby define a gate cavity between the spacers that exposes the first portion of the at least one fin. The first portion of the at least one fin is recessed to a first height less than a second height of the second portion of the at least one fin. A replacement gate structure is formed within the gate cavity above the recessed first portion of the at least one fin.Type: ApplicationFiled: May 21, 2014Publication date: November 26, 2015Applicant: GLOBALFOUNDRIES Inc.Inventors: Kwan-Yong Lim, Min Gyu Sung, Jody A. Fronheiser, Christopher M. Prindle
-
Patent number: 9184263Abstract: One method disclosed herein includes, among other things, forming sidewall spacers adjacent opposite sides of a sacrificial gate electrode of a sacrificial gate structure, forming a tensile-stressed layer of insulating material adjacent the sidewall spacers, removing the sacrificial gate structure to define a replacement gate cavity positioned between the sidewall spacers, forming a replacement gate structure in the replacement gate cavity, forming a tensile-stressed gate cap layer above the replacement gate structure and within the replacement gate cavity and, after forming the tensile-stressed gate cap layer, removing the tensile-stressed layer of insulating material.Type: GrantFiled: December 30, 2013Date of Patent: November 10, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Xiuyu Cai, Ajey Poovannummoottil Jacob, Daniel T. Pham, Mark V. Raymond, Christopher M. Prindle, Catherine B. Labelle, Linus Jang, Robert Teagle
-
Publication number: 20150187905Abstract: One method disclosed herein includes, among other things, forming sidewall spacers adjacent opposite sides of a sacrificial gate electrode of a sacrificial gate structure, forming a tensile-stressed layer of insulating material adjacent the sidewall spacers, removing the sacrificial gate structure to define a replacement gate cavity positioned between the sidewall spacers, forming a replacement gate structure in the replacement gate cavity, forming a tensile-stressed gate cap layer above the replacement gate structure and within the replacement gate cavity and, after forming the tensile-stressed gate cap layer, removing the tensile-stressed layer of insulating material.Type: ApplicationFiled: December 30, 2013Publication date: July 2, 2015Applicant: GLOBALFOUNDRIES Inc.Inventors: Xiuyu Cai, Ajey Poovannummoottil Jacob, Daniel T. Pham, Mark V. Raymond, Christopher M. Prindle, Catherine B. Labelle, Linus Jang, Robert Teagle
-
Patent number: 8748302Abstract: In a replacement gate approach, the dielectric material for laterally encapsulating the gate electrode structures may be provided in the form of a first interlayer dielectric material having superior gap filling capabilities and a second interlayer dielectric material that provides high etch resistivity and robustness during a planarization process. In this manner, undue material erosion upon replacing the placeholder material may be avoided, which results in reduced yield loss and superior device uniformity.Type: GrantFiled: February 21, 2012Date of Patent: June 10, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Christopher M. Prindle, Johannes F. Groschopf, Andreas R. Ott
-
Publication number: 20130214335Abstract: In a replacement gate approach, the dielectric material for laterally encapsulating the gate electrode structures may be provided in the form of a first interlayer dielectric material having superior gap filling capabilities and a second interlayer dielectric material that provides high etch resistivity and robustness during a planarization process. In this manner, undue material erosion upon replacing the placeholder material may be avoided, which results in reduced yield loss and superior device uniformity.Type: ApplicationFiled: February 21, 2012Publication date: August 22, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Christopher M. Prindle, Johannes F. Groschopf, Andreas R. Ott
-
Publication number: 20130049123Abstract: Generally, the present disclosure is directed to a semiconductor device with DRAM word lines and gate electrodes in a non-memory region of the device made of at least one layer of metal, and various methods of making such devices. One illustrative method disclosed herein involves forming a sacrificial gate electrode structure in a logic region of the device and a word line in a memory array of the device, wherein the sacrificial gate electrode structure and the word line have a first layer of insulating material and at least one first layer comprising a metal, removing the sacrificial gate electrode structure in the logic region to define a gate opening and forming a final gate electrode structure in the gate opening.Type: ApplicationFiled: August 23, 2011Publication date: February 28, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Peter Baars, Christopher M. Prindle, Johannes F. Groschopf
-
Publication number: 20100072623Abstract: Semiconductor device structures and related fabrication methods are provided herein. One fabrication method relates to the formation of conductive contact plugs for a semiconductor device. The method begins by providing a semiconductor device structure having a conductive contact region, a layer of insulating material overlying the conductive contact region, and a via formed in the layer of insulating material and terminating at the conductive contact region. The fabrication process then deposits a first electrically conductive material on the semiconductor device structure such that the first electrically conductive material at least partially fills the via. Then, the process anisotropically etches a portion of the first electrically conductive material located in the filled via, resulting in a lined via. Thereafter, the process deposits a second electrically conductive material on the semiconductor device structure such that the second electrically conductive material at least partially fills the lined via.Type: ApplicationFiled: September 19, 2008Publication date: March 25, 2010Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Christopher M. PRINDLE, Richard J. CARTER, Doug LEE, Man Fai NG
-
Patent number: 6924232Abstract: An electroless plating process for forming a barrier film such as a cobalt tungsten boron film on copper interconnects lines of semiconductor wafers uses a plating bath of morpholine borane which provides higher thermal stability and range, allowing for greater compatibility with low k dielectric materials. Mixed chelating agents with different stability constants with a metal source are used to complex base metal such as copper which dissolves into solution, if any. A fluorosurfactant is used as a wetting agent and stabilizer.Type: GrantFiled: August 27, 2003Date of Patent: August 2, 2005Assignee: Freescale Semiconductor, Inc.Inventors: Varughese Mathew, Sam S. Garcia, Christopher M. Prindle
-
Publication number: 20030203615Abstract: A method for reducing the resistance within an opening, such as a via, in a dielectric (230) is described herein. A first barrier layer (250) is formed within the opening and the portion of the first barrier layer (250) at the bottom of the opening is removed, thereby exposing an underlying metal line (210). Deposited within the opening over the first barrier layer (250) and in contact with a conductor (210), a thin second barrier layer (260) forms a barrier between the conductor (210) and subsequently formed conductive material (270 and 280) within the opening. Because the second barrier layer (260) is thin, resistance is minimized between the conductor (210) and the conductive material (270 and 280). Additionally, if the opening is not aligned with the metal line (210), the second barrier layer (260) prevents the conductive material (270 and 280) from degrading an underlying dielectric (220) that may be present underneath the opening.Type: ApplicationFiled: April 25, 2002Publication date: October 30, 2003Inventors: Dean J. Denning, Da Zhang, Christopher M. Prindle, Iraj Eric Shahvandi