Patents by Inventor Chu Yu
Chu Yu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110128214Abstract: A display panel includes an array substrate, an opposite substrate and a display medium layer. A plurality of ring-like common lines of the array substrate are respectively located between two adjacent scan lines, and a plurality of date lines intersect with the scan lines and the ring-like common lines. Each pixel unit of the array substrate includes an active device, a pixel electrode and a connecting line. Each of the connecting line intersects with one of the scan lines and is electrically connected to the two adjacent ring-like common lines so as to connect the ring-like common lines to form a meshed common line. A transparent region is defined by a black matrix layer of the opposite substrate and the ring-like common lines. The black matrix layer does not cover the ring-like common lines at the corner of the transparent region near the connecting lines.Type: ApplicationFiled: March 10, 2010Publication date: June 2, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Chou-Chin Wu, I-Chun Chen, Ming-Hung Shih, Chu-Yu Liu
-
Publication number: 20100327284Abstract: An active device array substrate including a first patterned conductive layer, a dielectric layer, a second patterned conductive layer, a passivation layer and pixel electrodes is provided. The first patterned conductive layer includes scan lines, common lines, gates and strip floating shielding patterns. The dielectric layer covering the first patterned conductive layer has first contact holes which expose a portion of the common lines, respectively. The second patterned conductive layer includes data lines, sources, drains and strip capacitance electrodes. Each strip capacitance electrode is electrically connected to one of the common lines through one of the first contact holes. A gap is formed between each data line and one strip capacitance electrode, and the strip floating shielding patterns are disposed under the data lines, the gap and the strip capacitance electrodes. Each pixel electrode is electrically connected to one of the drains through one of the second contact holes.Type: ApplicationFiled: September 15, 2009Publication date: December 30, 2010Applicant: AU OPTRONICS CORPORATIONInventors: Chu-Yu Liu, Ming-Hung Shih, Chou-Chin Wu, I-Chun Chen
-
Publication number: 20100022155Abstract: An array substrate for a liquid crystal display (LCD) device. An exemplary embodiment of an array substrate comprises a transparent substrate. A plurality of first and second conductive lines overlies the transparent substrate and cross over each other, thereby defining a plurality of display regions. At least one first spacer overlies a portion of the first or second conductive lines, wherein the first spacer is not formed over an intersection of the first and second conductive lines. A pixel electrode layer overlies the display regions, wherein the first spacer partially covers the pixel electrode layer.Type: ApplicationFiled: October 7, 2009Publication date: January 28, 2010Applicant: AU OPTRONICS CORP.Inventors: Chu-Yu Liu, Chung-Jen Chengchiang, Kuei-Sheng Tseng
-
Publication number: 20100015763Abstract: A rescue structure to repair an open wire includes a first metal layer having at least a rescue line, an isolation layer formed on the first metal layer, and a second metal layer formed on the isolation layer. The second metal layer has at least a signal line crossing the rescue line to form an enlarged intersection node. The intersection node is particularly arranged far from the side where the rescue line is used for signal transmission.Type: ApplicationFiled: September 29, 2009Publication date: January 21, 2010Inventors: Chu-Yu LIU, Shyh-Feng CHEN, Wen-Bin CHEN
-
Patent number: 7642570Abstract: A rescue structure to repair an open wire includes a first metal layer having at least a rescue line, an isolation layer formed on the first metal layer, and a second metal layer formed on the isolation layer. The second metal layer has at least a signal line crossing the rescue line to form an enlarged intersection node. The intersection node is particularly arranged far from the side where the rescue line is used for signal transmission.Type: GrantFiled: December 4, 2006Date of Patent: January 5, 2010Assignee: AU Optronics Corp.Inventors: Chu-Yu Liu, Shyh-Feng Chen, Wen-Bin Chen
-
Patent number: 7619711Abstract: An array substrate for a liquid crystal display (LCD) device. An exemplary embodiment of an array substrate comprises a transparent substrate. A plurality of first and second conductive lines overlies the transparent substrate and cross over each other, thereby defining a plurality of display regions. At least one first spacer overlies a portion of the first or second conductive lines, wherein the first spacer is not formed over an intersection of the first and second conductive lines. A pixel electrode layer overlies the display regions, wherein the first spacer partially covers the pixel electrode layer.Type: GrantFiled: December 9, 2005Date of Patent: November 17, 2009Assignee: Au Optronics Corp.Inventors: Chu-Yu Liu, Chung-Jen Chengchiang, Kuei-Sheng Tseng
-
Publication number: 20090174373Abstract: A clamp circuit comprises a first transistor, a second transistor and a voltage-dividing circuit. The first transistor has a source terminal connected to a reference voltage, and has a drain terminal grounded through a current source. The second transistor has a gate terminal connected to the gate and drain terminals of the first transistor, and has a drain terminal grounded. The voltage-dividing circuit is connected to an input voltage end, an output voltage end and a source terminal of the second transistor for providing a clamping voltage.Type: ApplicationFiled: September 2, 2008Publication date: July 9, 2009Applicant: ADVANCED ANALOG TECHNOLOGY, INC.Inventors: LI SHENG CHENG, YU MIN SUN, CHU YU CHU
-
Patent number: 7551008Abstract: The circuit for fixing the peak current of an inductor includes an operating current, a ramp-type boost converter and a comparator. The magnitude of the operating current is proportional to that of the voltage source of the inductor. The ramp-type boost converter is connected to the operating current. One input end of the comparator is connected to a reference voltage, and the other end is connected to the output of the ramp-type boost converter. The output of the comparator is connected to the gate of a power transistor, which controls the turn-on time of the inductor.Type: GrantFiled: March 19, 2007Date of Patent: June 23, 2009Assignee: Advanced Analog Technology, Inc.Inventors: Mao Chuan Chien, Chu Yu Chu, Yu Min Sun
-
Patent number: 7548299Abstract: A display panel includes lower and upper glass substrates. The lower glass substrate includes a pixel array having a plurality of pixel units formed thereon, wherein each pixel unit includes a transparent domain and an opaque domain surrounding the transparent domain, and an upward projection is formed in the opaque domain on the lower glass substrate. The upper glass substrate, mounted on the lower glass substrate, has a spacer formed therebeneath and protruded downwardly therefrom for keeping a cell gap between the upper and lower glass substrates, wherein the spacer is fallen in the opaque domain and has a lateral side in collision with the projection on the lower glass substrate to prevent relative displacement between the lower and upper glass substrates.Type: GrantFiled: February 1, 2008Date of Patent: June 16, 2009Assignee: Au Optronics Corp.Inventors: Kuei-Sheng Tseng, Chung-Jen Cheng Chiang, Chu-Yu Liu, Shyh-Feng Chen
-
Patent number: 7501908Abstract: The oscillation circuit includes an output current mirror, a P-N complementary current mirror, a P-type current mirror and an N-type current mirror. The P-N complementary current mirror has the same structure as the output current mirror but has current that is only 1/k times the current of the output current mirror, wherein k is greater than 1. The P-type current mirror connects to the P-N complementary current mirror, and has current that is m times the current of the P-N complementary current mirror, where m is greater than 1. The N-type current mirror has one end connected to the P-type current mirror and another end connected to the output current mirror. The N-type current mirror has current that is n times the current of the P-type current mirror, where m × n k ? 1 , and n is greater than 1.Type: GrantFiled: March 29, 2007Date of Patent: March 10, 2009Assignee: Advanced Analog Technology, Inc.Inventors: Mao Chuan Chien, Yu Min Sun, Chu Yu Chu
-
Patent number: 7495499Abstract: The power transistor circuit with high-voltage endurance includes a first power transistor, a second power transistor and an enabling circuit. The first power transistor includes a first voltage endurance and a first inner resistance, while the second power transistor includes a second voltage endurance and a second inner resistance. The first voltage endurance and the first inner resistance are smaller than the second voltage endurance and the second inner resistance, respectively. The drain of the second power transistor is connected to the drain of the first power transistor and the enabling circuit. The enabling circuit enables the second power transistor first, and when the drain voltage of the first power transistor is smaller than the first endurance, the enabling circuit then enables the first power transistor.Type: GrantFiled: April 10, 2007Date of Patent: February 24, 2009Assignee: Advanced Analog Technology, Inc.Inventors: Chien Chuan Chung, Chu Yu Chu, Yu Min Sun
-
Publication number: 20090034516Abstract: Call transfer techniques between multiple application servers in a SIP-based network or other type of communication network are disclosed. In accordance with one example technique of the invention, it is assumed that a first call is established between a first user device and a second user device via a first server, and the second user device, wishing to initiate a call transfer to a third user device, establishes a second call between itself and the third user device via a second server. Thus, the technique includes the following steps. Upon the first server receiving a call transfer request from the second user device such that the first user device and the third user device can communicate, it is determined whether the first server has information that matches the second call.Type: ApplicationFiled: July 30, 2007Publication date: February 5, 2009Inventors: Isaac Jian Liu, Ivy Qingfang Meng, Alexander Aihao Yin, Chu Yu Yu
-
Patent number: 7471117Abstract: The circuit for detecting the maximal frequency of the pulse frequency modulation includes an oscillator-controlling unit, a delay circuit and a master-slave register. The oscillator-controlling unit is connected to an oscillator, which generates the pulse frequency modulation signals, and includes a first-half pulse-generating module and a second-half pulse-generating module. The delay circuit is connected to the second-half pulse-generating module. The master-slave register includes a clock, an input end and an output end, wherein the input end is connected to the oscillator-controlling unit, and the clock is connected to the delay circuit.Type: GrantFiled: March 20, 2007Date of Patent: December 30, 2008Assignee: Advanced Analog Technology, Inc.Inventors: Li Chieh Chen, Yu Min Sun, Chu Yu Chu
-
Patent number: 7456622Abstract: The low voltage circuit for starting up a synchronous step-up DC/DC converter, which connects to a voltage source through an inductor, includes a P-type power transistor, an N-type power transistor and a controller. The P-type power transistor includes a body diode, and one end of the P-type power transistor acts as a power source of an oscillator. The N-type power transistor connects the P-type power transistor in series, and both of the power transistors are not enabled at the same time. The oscillator electrically connects to the controller, which enables the P-type power transistor at initialization time, and enables the N-type power transistor a period after the initialization time.Type: GrantFiled: April 10, 2007Date of Patent: November 25, 2008Assignee: Advanced Analog Technology, Inc.Inventors: Mao Chuan Chien, Chu Yu Chu, Yu Min Sun
-
Patent number: 7446621Abstract: The switching method between pulse frequency modulation and pulse width modulation signals is first based on an output voltage of a power transistor to generate a corresponding pulse frequency modulation signal. Next, it is determined whether the corresponding pulse frequency modulation signal has reached its maximal frequency. If so, the initial pulse width modulation signal is adjusted to have the same width as the pulse frequency modulation signal. Thereafter, the adjusted pulse width modulation signal is outputted.Type: GrantFiled: June 6, 2007Date of Patent: November 4, 2008Assignee: Advanced Analog Technology, Inc.Inventors: Li Chieh Chen, Yu Min Sun, Chu Yu Chu
-
Publication number: 20080231348Abstract: The circuit for fixing the peak current of an inductor includes an operating current, a ramp-type boost converter and a comparator. The magnitude of the operating current is proportional to that of the voltage source of the inductor. The ramp-type boost converter is connected to the operating current. One input end of the comparator is connected to a reference voltage, and the other end is connected to the output of the ramp-type boost converter. The output of the comparator is connected to the gate of a power transistor, which controls the turn-on time of the inductor.Type: ApplicationFiled: March 19, 2007Publication date: September 25, 2008Applicant: ADVANCED ANALOG TECHNOLOGY, INC.Inventors: Mao Chuan Chien, Chu Yu Chu, Yu Min Sun
-
Publication number: 20080231386Abstract: The oscillation circuit includes an output current mirror, a P-N complementary current mirror, a P-type current mirror and an N-type current mirror. The P-N complementary current mirror has the same structure as the output current mirror but has current that is only 1/k times the current of the output current mirror, wherein k is greater than 1. The P-type current mirror connects to the P-N complementary current mirror, and has current that is m times the current of the P-N complementary current mirror, where m is greater than 1. The N-type current mirror has one end connected to the P-type current mirror and another end connected to the output current mirror. The N-type current mirror has current that is n times the current of the P-type current mirror, where m × n k ? 1 , and n is greater than 1.Type: ApplicationFiled: March 29, 2007Publication date: September 25, 2008Applicant: ADVANCED ANALOG TECHNOLOGY, INC.Inventors: Mao Chuan Chien, Yu Min Sun, Chu Yu Chu
-
Publication number: 20080224673Abstract: The low voltage circuit for starting up a synchronous step-up DC/DC converter, which connects to a voltage source through an inductor, includes a P-type power transistor, an N-type power transistor and a controller. The P-type power transistor includes a body diode, and one end of the P-type power transistor acts as a power source of an oscillator. The N-type power transistor connects the P-type power transistor in series, and both of the power transistors are not enabled at the same time. The oscillator electrically connects to the controller, which enables the P-type power transistor at initialization time, and enables the N-type power transistor a period after the initialization time.Type: ApplicationFiled: April 10, 2007Publication date: September 18, 2008Applicant: ADVANCED ANALOG TECHNOLOGY, INC.Inventors: Mao Chuan Chien, Chu Yu Chu, Yu Min Sun
-
Publication number: 20080218284Abstract: The switching method between pulse frequency modulation and pulse width modulation signals is first based on an output voltage of a power transistor to generate a corresponding pulse frequency modulation signal. Next, it is determined whether the corresponding pulse frequency modulation signal has reached its maximal frequency. If so, the initial pulse width modulation signal is adjusted to have the same width as the pulse frequency modulation signal. Thereafter, the adjusted pulse width modulation signal is outputted.Type: ApplicationFiled: June 6, 2007Publication date: September 11, 2008Applicant: ADVANCED ANALOG TECHNOLOGY, INC.Inventors: Li Chieh Chen, Yu Min Sun, Chu Yu Chu
-
Publication number: 20080205099Abstract: The power transistor circuit with high-voltage endurance includes a first power transistor, a second power transistor and an enabling circuit. The first power transistor includes a first voltage endurance and a first inner resistance, while the second power transistor includes a second voltage endurance and a second inner resistance. The first voltage endurance and the first inner resistance are smaller than the second voltage endurance and the second inner resistance, respectively. The drain of the second power transistor is connected to the drain of the first power transistor and the enabling circuit. The enabling circuit enables the second power transistor first, and when the drain voltage of the first power transistor is smaller than the first endurance, the enabling circuit then enables the first power transistor.Type: ApplicationFiled: April 10, 2007Publication date: August 28, 2008Applicant: ADVANCED ANALOG TECHNOLOGY, INC.Inventors: Chien Chuan Chung, Chu Yu Chu, Yu Min Sun