Patents by Inventor Chun-Chieh Chan
Chun-Chieh Chan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12361911Abstract: A control device is configured to control a display panel according to a trigger signal transmitted from an input device to a host. The control device includes a connector unit and a signal capture unit. The connector unit is configured to receive the trigger signal, and transmit the same to the host. The signal capture unit is configured to capture the trigger signal, and control the display panel according to the trigger signal while the connector unit is transmitting the trigger signal to the host.Type: GrantFiled: March 28, 2023Date of Patent: July 15, 2025Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Cian-Rou Wu, Cheng Yueh Chen, Chun-Chieh Chan
-
Publication number: 20250123788Abstract: An image processing apparatus includes an output circuit, a processing circuit and a receiving circuit. The output circuit includes connection ports, and is configured to perform handshakes through connected ones of connection ports to respectively obtain display capability data through connected ones of connection ports. The output circuit is further configured to output picture data through connected ones of connection ports, respectively. The processing circuit, coupled with the output circuit, is configured to determine a stitching mode resolution according to display capability data. The receiving circuit, coupled with the processing circuit, is configured to perform handshakes according to the stitching mode resolution, in order to obtain a first image having the stitching mode resolution. The processing circuit is configured to slice the first image into sub-images corresponding to the display capability data, and to generate picture data including the sub-images.Type: ApplicationFiled: July 16, 2024Publication date: April 17, 2025Inventors: Chun-Chieh CHAN, Yu-Le SHEN, Hung-Shao CHEN, Wen-Hsia KUNG
-
Patent number: 12278646Abstract: An analog to digital converter includes voltage divider circuits, front-end circuits, at least one converter circuit, and a controller circuit. The voltage divider circuits are configured to divide an input signal to generate first signals, in which the first signals have different levels. The front-end circuits are configured to respectively sample the first signals to generate second signals. The at least one converter circuit is configured to generate at least one digital output according to the second signals and a reference voltage. The controller circuit is configured to determine a level of the input signal according to the at least one digital output and select one of the at least one digital output according to the level of the input signal.Type: GrantFiled: April 11, 2023Date of Patent: April 15, 2025Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Chun-Chieh Chan, Heng-Yi Chen, Yi-Cheng Lin
-
Publication number: 20240420661Abstract: A protocol conversion circuit and a protocol conversion method are provided. The protocol conversion circuit includes a DisplayPort™ (DP) receiver, a control analysis circuit, a downstream transmitter and a frame buffer. The DP receiver analyzes a DP signal to obtain video data and packet information. The control analysis circuit determines whether the packet information indicates that a live function or a panel replay (PR) function is activated, and controls, in response to determining that the live function is activated, the frame buffer to store received current video data and transmits it to the downstream transmitter; and controls the frame buffer to discard the received current video data, or update previous video data stored in the frame buffer with a specified range in the current video data, and sends latest video data to the downstream transmitter, so as to output a target signal to the second electronic device.Type: ApplicationFiled: April 17, 2024Publication date: December 19, 2024Inventors: CHUN-CHIEH CHAN, HUNG-SHAO CHEN, TAI-JUNG WU, Wen-Hsia Kung
-
Patent number: 12155744Abstract: The present disclosure discloses a signal relay apparatus having frequency locking mechanism that includes a receiving circuit, a frequency generation circuit, a frequency tracking circuit and a transmission circuit. The receiving circuit receives a receiving signal to retrieve data included therein according a corresponding receiving frequency signal. The frequency generation circuit receives a source clock signal and generates a target frequency signal according to a conversion parameter. The frequency tracking circuit calculates a frequency difference between the receiving frequency signal and the target frequency signal to adjust the conversion parameter accordingly. The transmission circuit generates a transmission signal that includes the data according to the target frequency signal.Type: GrantFiled: June 6, 2023Date of Patent: November 26, 2024Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Chun-Chieh Chan, Tai-Jung Wu, Chia-Hao Chang
-
Publication number: 20240304165Abstract: The present disclosure discloses an image conversion apparatus having timing reconstruction mechanism. A receiving circuit receives a first interface image signal having input display data and horizontal blanking signals. A horizontal synchronization reconstruction circuit generates horizontal synchronization signals according to timings of the horizontal blanking signals. A vertical synchronization reconstruction circuit selects a predetermined timing of a predetermined signal between a frame initial timing and a display initial timing of the input display data, determines a timing of one of the horizontal synchronization signals behind and closest to the predetermined timing and generates a vertical synchronization signal accordingly. An image reconstruction circuit generates output display data according to the input display data and the horizontal synchronization signals.Type: ApplicationFiled: February 2, 2024Publication date: September 12, 2024Inventors: Chun-Chieh Chan, Yu-Le Shen, Yan-Ting Ye
-
Patent number: 12088872Abstract: A multimedia system and a protocol converter are provided. The multimedia system includes a sink device, e.g., a television, various audiovisual devices connected to the sink device, and the protocol converter. The protocol converter is connected to the sink device, and processes the audio and video signals inputted from a specific audiovisual source and outputted to the sink device to be played. The audio signals can be processed and played by an audio playback device directly connected with the protocol converter. Furthermore, the protocol converter can process the audio signals being returned from the sink device of the multimedia system via an audio return channel or an enhanced audio return channel. Finally, the received audio signals are converted and outputted to one of various audio output interfaces supported by the protocol converter.Type: GrantFiled: April 26, 2022Date of Patent: September 10, 2024Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Chun-Chieh Chan, Hung-Shao Chen, Chia-Hao Chang, Tzu-Hsin Fan
-
Patent number: 12076831Abstract: A chemical mechanical polishing (CMP) apparatus is provided, including a polishing pad and a polishing head. The polishing pad has a polishing surface. The polishing head is configured to hold a wafer in contact with the polishing surface during the polishing process. The polishing head includes a retaining ring, at least one fluid channel, and a vacuum pump. The retaining ring is arranged along the periphery of the polishing head and configured to retain the wafer. The at least one fluid channel is provided inside the polishing head, wherein the retaining ring includes a bottom surface facing the polishing surface and a plurality of holes in fluid communication with the bottom surface and the at least one fluid channel. The vacuum pump is fluidly coupled to the at least one fluid channel.Type: GrantFiled: April 28, 2023Date of Patent: September 3, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Chen Wei, Jheng-Si Su, Shih-Ho Lin, Jen-Chieh Lai, Chun-Chieh Chan
-
Publication number: 20240264786Abstract: A translation method configured to translate a device to hosts includes: according to a first control signal generated by the device, determining a first host and a second host from the hosts; generating a pseudo signal; transmitting a first data signal generated by the device to the first host, and transmitting the pseudo signal to the second host, so as to make the first host and the second host remain in a handshake completion state with the device at the same time.Type: ApplicationFiled: May 2, 2023Publication date: August 8, 2024Inventors: CIAN-ROU WU, CHENG YUEH CHEN, CHUN-CHIEH CHAN, WEN-HSIA KUNG
-
Patent number: 12045499Abstract: A storage device sharing system and a storage device sharing method are provided. The storage device sharing system includes a storage device, a first chip and a second chip. The first chip and the second chip are configured to enter a toggle mode and an arbitration mode. In the toggle mode, the first chip that acts as the master controls the arbitration potential to a first control potential and a second control potential, and communicates with the storage device in response to the arbitration potential being the first control potential, and the second chip that acts as a slave communicates with the storage device in response to the arbitration potential being the second control potential.Type: GrantFiled: July 29, 2022Date of Patent: July 23, 2024Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Chun-Chieh Chan, Wei-Lun Huang, Chia-Fen Lin
-
Patent number: 12009222Abstract: A method for forming a semiconductor device structure is provided. The method includes forming a first layer over a substrate. The method includes forming a stop layer over the first layer. The method includes forming a second layer over the stop layer. The second layer is in direct contact with the stop layer. The method includes partially removing the second layer. The method includes performing an etching process to partially remove the stop layer and an upper portion of the first layer, wherein protrusion structures are formed over a lower portion of the first layer after the etching process, and the protrusion structures include the stop layer and the upper portion of the first layer remaining after the etching process. The method includes removing the protrusion structures.Type: GrantFiled: December 20, 2021Date of Patent: June 11, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Chen Wei, Chun-Chieh Chan, Chun-Jui Chu, Jen-Chieh Lai, Shih-Ho Lin
-
Publication number: 20240022256Abstract: An analog to digital converter includes voltage divider circuits, front-end circuits, at least one converter circuit, and a controller circuit. The voltage divider circuits are configured to divide an input signal to generate first signals, in which the first signals have different levels. The front-end circuits are configured to respectively sample the first signals to generate second signals. The at least one converter circuit is configured to generate at least one digital output according to the second signals and a reference voltage. The controller circuit is configured to determine a level of the input signal according to the at least one digital output and select one of the at least one digital output according to the level of the input signal.Type: ApplicationFiled: April 11, 2023Publication date: January 18, 2024Inventors: CHUN-CHIEH CHAN, HENG-YI CHEN, YI-CHENG LIN
-
Publication number: 20240015000Abstract: The present disclosure discloses a signal relay apparatus having frequency locking mechanism that includes a receiving circuit, a frequency generation circuit, a frequency tracking circuit and a transmission circuit. The receiving circuit receives a receiving signal to retrieve data included therein according a corresponding receiving frequency signal. The frequency generation circuit receives a source clock signal and generates a target frequency signal according to a conversion parameter. The frequency tracking circuit calculates a frequency difference between the receiving frequency signal and the target frequency signal to adjust the conversion parameter accordingly. The transmission circuit generates a transmission signal that includes the data according to the target frequency signal.Type: ApplicationFiled: June 6, 2023Publication date: January 11, 2024Inventors: CHUN-CHIEH CHAN, TAI-JUNG WU, CHIA-HAO CHANG
-
Publication number: 20230419920Abstract: A control device is configured to control a display panel according to a trigger signal transmitted from an input device to a host. The control device includes a connector unit and a signal capture unit. The connector unit is configured to receive the trigger signal, and transmit the same to the host. The signal capture unit is configured to capture the trigger signal, and control the display panel according to the trigger signal while the connector unit is transmitting the trigger signal to the host.Type: ApplicationFiled: March 28, 2023Publication date: December 28, 2023Inventors: CIAN-ROU WU, CHENG YUEH CHEN, CHUN-CHIEH CHAN
-
Patent number: 11798759Abstract: A keyboard device includes a substrate, a keycap, and a link member. The keycap is disposed on the substrate and provided with a limiting member including a top wall, a bottom wall, and a slide groove. In the slide groove, the top wall has a first guide bevel and the bottom wall has a second guide bevel. The link member is disposed between the substrate and the keycap and includes a slide connection portion and a pivot connection portion. The slide connection portion is slidably disposed in the slide groove, and the pivot connection portion is pivotally connected to the substrate. When the keycap is pressed to move downwardly toward the substrate, the pivot connection portion of the link member is rotated with respect to the substrate, and the slide connection portion slides along the first guide bevel and the second guide bevel.Type: GrantFiled: August 24, 2022Date of Patent: October 24, 2023Assignee: CHICONY ELECTRONICS CO., LTD.Inventors: Chun-Chieh Chan, Chao-Chin Hsieh
-
Patent number: 11785233Abstract: The present disclosure discloses a video interface conversion device that includes a first and a second interface transmission circuit, a color conversion circuit and an image compression circuit. The first and the second interface transmission circuit are respectively electrically coupled to an image source and a display terminal. The second interface transmission circuit negotiates a maximum output bandwidth with the display terminal such that the first interface transmission circuit compares an input data bandwidth of a data signal received from the image source and the maximum output bandwidth. When the maximum output bandwidth is smaller than the input data bandwidth, an image compression and/or a color coding conversion is performed on the data signal, and the data signal having the processed input data bandwidth being smaller than or equal to the maximum output bandwidth is further transmitted by the second interface transmission circuit to the display terminal.Type: GrantFiled: December 14, 2020Date of Patent: October 10, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Chun-Chieh Chan, Tai-Jung Wu, Ming-An Wu, Chien-Hsun Lu
-
Publication number: 20230264317Abstract: A chemical mechanical polishing (CMP) apparatus is provided, including a polishing pad and a polishing head. The polishing pad has a polishing surface. The polishing head is configured to hold a wafer in contact with the polishing surface during the polishing process. The polishing head includes a retaining ring, at least one fluid channel, and a vacuum pump. The retaining ring is arranged along the periphery of the polishing head and configured to retain the wafer. The at least one fluid channel is provided inside the polishing head, wherein the retaining ring includes a bottom surface facing the polishing surface and a plurality of holes in fluid communication with the bottom surface and the at least one fluid channel. The vacuum pump is fluidly coupled to the at least one fluid channel.Type: ApplicationFiled: April 28, 2023Publication date: August 24, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chen WEI, Jheng-Si SU, Shih-Ho LIN, Jen-Chieh LAI, Chun-Chieh CHAN
-
Publication number: 20230223215Abstract: A keyboard device includes a substrate, a keycap, and a link member. The keycap is disposed on the substrate and provided with a limiting member including a top wall, a bottom wall, and a slide groove. In the slide groove, the top wall has a first guide bevel and the bottom wall has a second guide bevel. The link member is disposed between the substrate and the keycap and includes a slide connection portion and a pivot connection portion. The slide connection portion is slidably disposed in the slide groove, and the pivot connection portion is pivotally connected to the substrate. When the keycap is pressed to move downwardly toward the substrate, the pivot connection portion of the link member is rotated with respect to the substrate, and the slide connection portion slides along the first guide bevel and the second guide bevel.Type: ApplicationFiled: August 24, 2022Publication date: July 13, 2023Inventors: Chun-Chieh Chan, Chao-Chin Hsieh
-
Patent number: 11689762Abstract: A method for switching audio-visual interfaces and a circuit system are provided. The circuit system is disposed in a sink device. A protocol layer circuit of each of audio-visual interfaces in the sink device includes a status and control data channel control module, which is used to respond to the signals sent by the video sources continuously when the sink device is connected with audio-visual sources via the audio-visual interfaces. The multiple video sources can accordingly send FRL (fixed rate link) signals to the sink device in response to responses made by the sink device. The protocol layer circuit includes an FRL audio-visual packet detection module that starts to detect a rate of an FRL and resolve audio-visual packets for obtaining audio-visual data for the audio-visual interface that the sink device switches to.Type: GrantFiled: March 15, 2022Date of Patent: June 27, 2023Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Chun-Chieh Chan, Ming-An Wu, Hung-Shao Chen
-
Patent number: 11673223Abstract: A chemical mechanical polishing method is provided, including polishing a batch of wafers in sequence on a polishing surface of a polishing pad; conditioning the polishing surface with a pad conditioner, wherein the pad conditioner is operable to apply downward force according to a predetermined downward force stored in a controller to condition the polishing surface; measuring the downward force applied by the pad conditioner with a measurement tool when the pad conditioner is at a home position and after conditioning the polishing surface; comparing the downward force measured by the measurement tool and the predetermined downward force with the controller to determine whether a difference between the downward force measured by the measurement tool and the predetermined downward force exceeds a range of acceptable values; and calibrating the downward force applied by the pad conditioner with the controller when the difference exceeds the range of acceptable values.Type: GrantFiled: April 1, 2022Date of Patent: June 13, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Chen Wei, Jheng-Si Su, Shih-Ho Lin, Jen-Chieh Lai, Chun-Chieh Chan