Patents by Inventor Chun-Chieh Chan
Chun-Chieh Chan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230046082Abstract: The present invention discloses a signal relay apparatus having frequency calibration mechanism that includes a clock generation circuit, a frequency generation circuit, a clock measuring circuit, a frequency adjusting circuit and a transmission circuit. The clock generation circuit generates a source clock signal. The frequency generation circuit receives the source clock signal and generates a target frequency signal according to a conversion parameter. The clock measuring circuit measures a first frequency offset of a source frequency relative to a first predetermined frequency according to an external reference clock signal. The frequency adjusting circuit adjusts the conversion parameter according to the first frequency offset when the first frequency offset is not within a first predetermined range such that a second frequency offset of a target frequency relative to a second predetermined frequency is within a second predetermined range.Type: ApplicationFiled: June 24, 2022Publication date: February 16, 2023Inventors: CHUN-CHIEH CHAN, TAI-JUNG WU, CHIA-HAO CHANG
-
Patent number: 11570489Abstract: An HDMI transmission device includes a packetizer circuit and a processor. A control method of controlling the HDMI transmission device includes performing a fixed rate link training, upon passing the fixed data rate link training, the processor transmitting an initial gap packet generation command to a controller of the packetizer circuit to output a selection signal to the packetizer circuit, so as to output an initial gap packet, when video data is not ready, continuously outputting the initial gap packet, when the video data is ready and a format change of the video data is detected or a signal abnormality unrelated to hot-plugging is detected, the processor transmitting a subsequent gap packet generation command to the controller to determine whether a block boundary is reached, and the controller switching the selection signal upon reaching the block boundary for the packetizer circuit to output the subsequent gap packet.Type: GrantFiled: February 26, 2021Date of Patent: January 31, 2023Assignee: Realtek Semiconductor Corp.Inventors: Chun-Chieh Chan, Tai-Jung Wu, Chia-Hao Chang
-
Patent number: 11516430Abstract: A video processing method and a video processor are provided. The video processing method can be utilized in a video processing system that includes a transmission terminal for generating an input video, the video processor, and a receiving terminal for receiving an output video. The method includes determining whether or not the input video is in at least one of an idle status, an unstable status and a terminated status; switching from outputting the output video to outputting a mute video when the input video is determined to be in at least one of the idle status, the unstable status and the terminated status; inserting a first general control packet for setting mute into one of a plurality of output frames of the mute video; and stopping outputting the mute video after the plurality of output frames of the mute video are outputted.Type: GrantFiled: September 14, 2021Date of Patent: November 29, 2022Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Chun-Chieh Chan, Yu-Le Shen, Tai-Jung Wu, Chia-Hao Chang
-
Patent number: 11454997Abstract: A dynamic voltage compensation circuit suitable for performing voltage compensation between an electronic device and a multimedia device, and includes a current detection unit, a calculation module and a voltage output unit. The current detection unit is configured to obtain the output current of the electronic device outputting the multimedia device from the bus power terminal. The calculation module is configured to receive the output current and an ideal reference voltage, execute a voltage compensation algorithm to calculate a predetermined output voltage based on the output current, the ideal reference voltage, and a compensation coefficient, and generate a control signal according to the predetermined output voltage. The voltage output unit is configured to receive a control signal, and is controlled by the control signal to generate a compensated output voltage and output it to a bus power terminal.Type: GrantFiled: July 3, 2020Date of Patent: September 27, 2022Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Chun-Chieh Chan, Hsing-Yu Lin, Yi-Cheng Lin
-
Patent number: 11422964Abstract: An image processing chip includes a first interface port, a second interface port, a first upstream facing port (UFP) physical layer module, a first configuration channel detection module, a second upstream facing port (UFP) physical layer module, a second configuration channel detection module, a display signal processing module, a USB signal processing module, an image signal output port and a USB signal output port. The first configuration channel detection module is coupled to the first interface port through a first configuration channel pair, and configured to, after being communicated through a USB specification, detect a first configuration channel signal of a first input signal group to determine a signal type of the first input signal group, and control the first UFP physical layer module to output the first input signal group with a first signal configuration according to the signal type of the first input signal group.Type: GrantFiled: July 7, 2020Date of Patent: August 23, 2022Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Chun-Chieh Chan, Wei-Lun Huang, Chia-Lung Hung, Yung-Ming Lin
-
Patent number: 11418756Abstract: The present invention discloses a signal enhancement relay apparatus is provided. A display data channel stretching circuit includes a direct and an indirect channels. A snooper circuit is disposed at the direct channel. The indirect channel includes a master and a slave paths having a master and a slave transmission circuits disposed thereon. The direct channel is selected under a default passive mode such that a snooper link bridging handler circuit is enabled to monitor a display data transmission on the direct path through the snooper circuit, to perform a channel link bridging process corresponding to a data enhancement transmission channel accordingly.Type: GrantFiled: May 7, 2021Date of Patent: August 16, 2022Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Chun-Chieh Chan, Chia-Hao Chang, Tai-Jung Wu, Ming-An Wu
-
Patent number: 11412302Abstract: A detection circuit and a wake-up method are provided. The detection circuit is adapted to a high definition multimedia interface (HDMI) receiver that enters a power-saving mode in a fixed rate link (FRL) mode to detect whether or not an HDMI transmitter starts to transmit video packets through the FRL. The detection circuit includes a signal detection circuit detecting whether or not signal exists on the FRL and an FRL packet determination circuit determining whether or not the FRL packets are the video packets according to a variable value characteristic of the video packets and/or a fixed value characteristic of gap packets. An existence of the signal on the FRL indicates an existence of FRL packets on the FRL. When the FRL packets are the video packets, the FRL packet determination circuit wakes the HDMI receiver from the power-saving mode to resolve the video packets and display videos.Type: GrantFiled: July 5, 2021Date of Patent: August 9, 2022Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Chun-Chieh Chan, Ming-An Wu, Chia-Hao Chang, Chien-Hsun Lu
-
Publication number: 20220219285Abstract: A chemical mechanical polishing method is provided, including polishing a batch of wafers in sequence on a polishing surface of a polishing pad; conditioning the polishing surface with a pad conditioner, wherein the pad conditioner is operable to apply downward force according to a predetermined downward force stored in a controller to condition the polishing surface; measuring the downward force applied by the pad conditioner with a measurement tool when the pad conditioner is at a home position and after conditioning the polishing surface; comparing the downward force measured by the measurement tool and the predetermined downward force with the controller to determine whether a difference between the downward force measured by the measurement tool and the predetermined downward force exceeds a range of acceptable values; and calibrating the downward force applied by the pad conditioner with the controller when the difference exceeds the range of acceptable values.Type: ApplicationFiled: April 1, 2022Publication date: July 14, 2022Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chen WEI, Jheng-Si SU, Shih-Ho LIN, Jen-Chieh LAI, Chun-Chieh CHAN
-
Publication number: 20220166952Abstract: A video processing method and a video processor are provided. The video processing method can be utilized in a video processing system that includes a transmission terminal for generating an input video, the video processor, and a receiving terminal for receiving an output video. The method includes determining whether or not the input video is in at least one of an idle status, an unstable status and a terminated status; switching from outputting the output video to outputting a mute video when the input video is determined to be in at least one of the idle status, the unstable status and the terminated status; inserting a first general control packet for setting mute into one of a plurality of output frames of the mute video; and stopping outputting the mute video after the plurality of output frames of the mute video are outputted.Type: ApplicationFiled: September 14, 2021Publication date: May 26, 2022Inventors: CHUN-CHIEH CHAN, YU-LE SHEN, TAI-JUNG WU, CHIA-HAO CHANG
-
Publication number: 20220150555Abstract: An HDMI transmission device includes a packetizer circuit and a processor. A control method of controlling the HDMI transmission device includes performing a fixed rate link training, upon passing the fixed data rate link training, the processor transmitting an initial gap packet generation command to a controller of the packetizer circuit to output a selection signal to the packetizer circuit, so as to output an initial gap packet, when video data is not ready, continuously outputting the initial gap packet, when the video data is ready and a format change of the video data is detected or a signal abnormality unrelated to hot-plugging is detected, the processor transmitting a subsequent gap packet generation command to the controller to determine whether a block boundary is reached, and the controller switching the selection signal upon reaching the block boundary for the packetizer circuit to output the subsequent gap packet.Type: ApplicationFiled: February 26, 2021Publication date: May 12, 2022Inventors: Chun-Chieh Chan, Tai-Jung Wu, Chia-Hao Chang
-
Publication number: 20220124282Abstract: A data conversion device includes a storage circuit and a frequency tuning circuit. The storage circuit is configured to store a pixel data in a high definition multimedia interface (HDMI) signal according to a first clock, and output an image data according to a second clock. The frequency tuning circuit is configured to adjust the second clock according to a control signal and the second clock in the HDMI signal, and transmit the adjusted second clock to the storage circuit.Type: ApplicationFiled: March 31, 2021Publication date: April 21, 2022Inventors: CHE-WEI YEH, CHIEN-HSUN LU, ZHAN-YAO GU, CHUN-CHIEH CHAN
-
Publication number: 20220115243Abstract: A method for forming a semiconductor device structure is provided. The method includes forming a first layer over a substrate. The method includes forming a stop layer over the first layer. The method includes forming a second layer over the stop layer. The second layer is in direct contact with the stop layer. The method includes partially removing the second layer. The method includes performing an etching process to partially remove the stop layer and an upper portion of the first layer, wherein protrusion structures are formed over a lower portion of the first layer after the etching process, and the protrusion structures include the stop layer and the upper portion of the first layer remaining after the etching process. The method includes removing the protrusion structures.Type: ApplicationFiled: December 20, 2021Publication date: April 14, 2022Inventors: Yu-Chen WEI, Chun-Chieh CHAN, Chun-Jui CHU, Jen-Chieh LAI, Shih-Ho LIN
-
Publication number: 20220109908Abstract: A detection circuit and a wake-up method are provided. The detection circuit is adapted to a high definition multimedia interface (HDMI) receiver that enters a power-saving mode in a fixed rate link (FRL) mode to detect whether or not an HDMI transmitter starts to transmit video packets through the FRL. The detection circuit includes a signal detection circuit detecting whether or not signal exists on the FRL and an FRL packet determination circuit determining whether or not the FRL packets are the video packets according to a variable value characteristic of the video packets and/or a fixed value characteristic of gap packets. An existence of the signal on the FRL indicates an existence of FRL packets on the FRL. When the FRL packets are the video packets, the FRL packet determination circuit wakes the HDMI receiver from the power-saving mode to resolve the video packets and display videos.Type: ApplicationFiled: July 5, 2021Publication date: April 7, 2022Inventors: CHUN-CHIEH CHAN, MING-AN WU, CHIA-HAO CHANG, CHIEN-HSUN LU
-
Patent number: 11295909Abstract: A keyswitch device includes a connecting member and a keycap. The connecting member has an engaging shaft. The keycap includes a pressing body and a shaft hole structure. The pressing body has a bottom surface. The shaft hole structure is connected to the bottom surface and has an engaging trough and an inlet passage communicated with each other. The engaging shaft is rotatably engaged in the engaging trough. The inlet passage has a first inner wall and a second inner wall opposite and parallel to each other. The first inner wall and the second inner wall are inclined relative to the bottom surface of the pressing body.Type: GrantFiled: March 16, 2021Date of Patent: April 5, 2022Assignee: Chicony Electronics Co., Ltd.Inventors: Chao-Chin Hsieh, Chun-Chieh Chan, Ping-Chen Li
-
Patent number: 11292101Abstract: A chemical mechanical polishing apparatus is provided. The chemical mechanical polishing apparatus includes a polishing pad, a pad conditioner, a measurement tool, and a controller. The polishing pad is provided in a processing chamber for polishing a wafer placed on the polishing surface of the polishing pad. The pad conditioner is configured to condition the polishing surface. The measurement tool is provided in the processing chamber and configured to measure the downward force of the pad conditioner. The controller is coupled to the pad conditioner and the measurement tool, and is configured to adjust the downward force of the pad conditioner in response to an input from the measurement tool.Type: GrantFiled: February 26, 2018Date of Patent: April 5, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yu-Chen Wei, Jheng-Si Su, Shih-Ho Lin, Jen-Chieh Lai, Chun-Chieh Chan
-
Publication number: 20220100259Abstract: A chip includes a receiving, a transmission, a control, and a switch circuit. The receiving circuit is operated at a first voltage and receives a first data. The transmission circuit is operated at the first voltage. Under general mode, the control circuit is operated at a second voltage and generates a second data to the transmission circuit according to the first data. The control circuit includes a first clock source configured to provide a first clock under general mode. The control circuit is operated according to the first clock. Under general mode, the switch circuit is operated at the first voltage, and controls the second voltage to pause the second voltage supplying to the control circuit to enter sleep mode. Under sleep mode, the switch circuit controls the supply of the second voltage: to the control circuit according to the first data to return to general mode.Type: ApplicationFiled: December 24, 2020Publication date: March 31, 2022Inventors: CHUN-CHIEH CHAN, HENG-YI CHEN, HSING-YU LIN
-
Patent number: 11269399Abstract: A chip includes a receiving, a transmission, a control, and a switch circuit. The receiving circuit is operated at a first voltage and receives a first data. The transmission circuit is operated at the first voltage. Under general mode, the control circuit is operated at a second voltage and generates a second data to the transmission circuit according to the first data. The control circuit includes a first clock source configured to provide a first clock under general mode. The control circuit is operated according to the first clock. Under general mode, the switch circuit is operated at the first voltage, and controls the second voltage to pause the second voltage supplying to the control circuit to enter sleep mode. Under sleep mode, the switch circuit controls the supply of the second voltage to the control circuit according to the first data to return to general mode.Type: GrantFiled: December 24, 2020Date of Patent: March 8, 2022Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Chun-Chieh Chan, Heng-Yi Chen, Hsing-Yu Lin
-
Patent number: 11251000Abstract: A keyboard includes a base plate, a keycap, and a link bar. The base plate includes a plate body and a linkage structure. The linkage structure is connected to and bended relative to the plate body. A through hole is formed at a connecting edge between the plate body and the linkage structure. The keycap is located over the base plate. The link bar includes a first rod body, a second rod body, and an engaging block. The first rod body is engaged with the keycap. The second rod body is connected to the first rod body and passes through the through hole. The engaging block is connected to an end of the second rod body and blocked by the linkage structure.Type: GrantFiled: February 5, 2021Date of Patent: February 15, 2022Assignee: Chicony Electronics Co., Ltd.Inventors: Chao-Chin Hsieh, Chun-Chieh Chan
-
Publication number: 20220044887Abstract: A keyswitch device includes a connecting member and a keycap. The connecting member has an engaging shaft. The keycap includes a pressing body and a shaft hole structure. The pressing body has a bottom surface. The shaft hole structure is connected to the bottom surface and has an engaging trough and an inlet passage communicated with each other. The engaging shaft is rotatably engaged in the engaging trough. The inlet passage has a first inner wall and a second inner wall opposite and parallel to each other. The first inner wall and the second inner wall are inclined relative to the bottom surface of the pressing body.Type: ApplicationFiled: March 16, 2021Publication date: February 10, 2022Inventors: Chao-Chin HSIEH, Chun-Chieh CHAN, Ping-Chen LI
-
Patent number: 11239092Abstract: A method for forming a semiconductor device structure is provided. The method includes forming a first layer over a substrate. The first layer is made of a semiconductor material. The method includes forming a stop layer over the first layer. The method includes forming a second layer over the stop layer. The second layer is in direct contact with the stop layer. The method includes removing the second layer. The method includes performing an etching process to remove the stop layer and an upper portion of the first layer. The method includes performing a first planarization process over the first layer.Type: GrantFiled: April 27, 2020Date of Patent: February 1, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTDInventors: Yu-Chen Wei, Chun-Chieh Chan, Chun-Jui Chu, Jen-Chieh Lai, Shih-Ho Lin