Abstract: A memory device comprises a memory array, a plurality of access word lines, and a first tracking word line. The memory array may include a plurality of bit cells arranged over a plurality of rows and a plurality of columns. The plurality of access word lines may extend along a lateral direction. The plurality of rows may operatively correspond to the plurality of access word lines, respectively. The first tracking word line may also extend along the lateral direction and have a first portion extending from an edge of the memory array to a middle of the memory array and a second portion extending from the middle of the memory array to the edge of the memory array. The first combination can be different from the second combination.

Abstract: A memory circuit includes a plurality of bitcells coupled to a plurality of bitlines, a plurality of wordlines, a plurality of source lines, and a control line. A first of the bitcells and a second of the bitcells are coupled to a first of the bitlines. The first bitcell is coupled to a first of the source lines. The second bitcell is coupled to a second of the source lines. The first source line is different from the second source line.

Abstract: A knitted component comprising two yarns, forming at least a heel region of an upper for an article of footwear, where one of the yarns comprises a thermoplastic material. The outer surface may include a fused area comprising a first thermoplastic yarn. The inner surface may be at least partially formed with a second yarn and may substantially exclude the thermoplastic material. There may be a transitional area including a reduced amount of thermoplastic material relative to a fused area. The knitted component may include a cushioning material between layers of the knit element.

Abstract: A memory device and a method of operating a memory device are disclosed. In one aspect, the memory device includes a plurality of non-volatile memory cells, each of the plurality of non-volatile memory cells is operatively coupled to a word line, a gate control line, and a bit line. Each of the plurality of non-volatile memory cells comprises a first transistor, a second transistor, a first diode-connected transistor, and a capacitor. The first transistor, second transistor, first diode-connected transistor are coupled in series, with the capacitor having a first terminal connected to a common node between the first diode-connected transistor and the second transistor.

Abstract: An SRAM cell includes a first n-type channel (n-channel) layer engaged with a first gate layer to form a first device; a first p-type channel (p-channel) layer engaged with the first gate layer to form a second device, the first gate layer stacked between the first n-channel layer and the first p-channel layer along a first direction; a second n-channel layer engaged with a second gate layer to form a third device, the second gate layer coupled to a first word line and the second n-channel layer coupled to the first n-channel layer along a second direction perpendicular to the first direction; a third n-channel layer engaged with a third gate layer to form a fourth device, the third n-channel layer spaced from the second n-channel layer along a third direction perpendicular to the first direction and the second direction; a second p-channel layer engaged with the third gate layer to form a fifth device, the third gate layer stacked between the third n-channel layer and the second p-channel layer along the fir

Abstract: A device includes a substrate, a first sense amplifier disposed on the substrate, a first word line driver disposed on the substrate and situated adjacent the first sense amplifier in the x-direction, and a first memory array disposed above the first sense amplifier and above the first word line driver in the z-direction. A plurality of first conductive segments extend alternately in the x-direction and the y-direction, and are disposed between the first memory array and the first sense amplifier and configured to electrically connect the first sense amplifier to a first bit line of the first memory array. A plurality of second conductive segments extend alternately in the x-direction and the y-direction, and are disposed between the first memory array and the first word line driver and configured to electrically connect the first word line driver to a first word line of the first memory array.

Abstract: A circuit includes one or more functional circuits, and a clock generation circuit operatively coupled to the one or more functional circuits. The clock generation circuit is configured to: receive a control signal to switch the one or more functional circuits between a first operation mode and a second operation mode; receive a first clock signal and a second clock signal corresponding to the first operation mode and the second operation mode, respectively; and output, to the one or more functional circuits, a clock pulse signal based on either the first clock signal or the second clock signal. The clock generation circuit is configured to generate either a first conduction path to output the clock pulse signal or a second conduction path to output the clock pulse signal. Each of the first and second conduction paths includes a predefined number of gate delays.

Abstract: A method includes depositing a metal to form a gate layer for a first memory cell in a metallization layer of the semiconductor device. The method includes forming a plurality of semiconductor channels separated from the gate layer by a gate oxide layer. The method includes defining a plurality of gates from the gate layer. The method includes interconnecting the plurality of gates and the plurality of semiconductor channels to form a memory cell, wherein the interconnection comprises a plurality of mezzanine levels.

Abstract: An auto white balance adjusting method includes determining a local white pixel area and a global white pixel area, selecting a plurality of pixels of an image according to the local white pixel area for generating a local average color value in a first color space, selecting a plurality of pixels of the image according to the global white pixel area for generating a global average color value in the first color space, converting the local average color value into three primary color gains in a second color space, generating three primary color target gains according to the three primary color gains and a color temperature curve in the second color space, and adjusting a white balance of the image frame by frame to meet the three primary color target gains according to the local average color value and the three primary color gains.

Abstract: A nebulizer includes a host, a cup body, a nozzle assembly, a nebulizing module, and an optical sensing module. The host has a detection hole. The cup body is disposed on a top of the host. The nozzle assembly is disposed on the cup body. The nozzle assembly has a nozzle. The nebulizing module is disposed on the cup body. The optical sensing module includes an optical sensor and a membrane structure. The optical sensor is disposed inside the host. The membrane structure is disposed in the detection hole, and the membrane structure blocks between the nozzle and the optical sensor. When a user inhales against the nozzle, the membrane structure is deformed by a pressure difference generated inside the nozzle, and the optical sensor is used to detect a deformation amount of the membrane structure.

Abstract: A memory circuit includes a plurality of bitcells coupled to a plurality of bitlines, a plurality of wordlines, a plurality of source lines, and a control line. A first of the bitcells and a second of the bitcells are coupled to a first of the bitlines. The first bitcell is coupled to a first of the source lines. The second bitcell is coupled to a second of the source lines. The first source line is different from the second source line.

Abstract: A memory array circuit includes a memory array and a set of dummy cells surrounding the memory array. The first memory array includes a first set of memory cells located in an inner area of the memory array and a second set of memory cells located along an edge of the memory array. Each dummy cell includes one or more active regions and multiple gate structures over the one or more active regions.

Abstract: An auto white balance adjusting method includes acquiring an image, allocating N windows inside the image according to color information of the image, filtering out M windows from the N windows for generating N-M windows according to feature information of the N windows, grouping the color temperatures of the N-M windows for generating at least one color temperature group according to a standard color temperature curve, setting a first weighting of the at least one color temperature group according to a correlation between the at least one color temperature group and the standard color temperature curve, setting a second weighting of the at least one color temperature group according to spatial information of the at least one color temperature group of the image, and adjusting a white balance of the image according to color information, the first weighting, and the second weighting.

Abstract: A knitted component comprising two yarns, forming at least a heel region of an upper for an article of footwear, where one of the yarns comprises a thermoplastic material. The outer surface may include a fused area comprising a first thermoplastic yarn. The inner surface may be at least partially formed with a second yarn and may substantially exclude the thermoplastic material. There may be a transitional area including a reduced amount of thermoplastic material relative to a fused area. The knitted component may include a cushioning material between layers of the knit element.

Abstract: A memory array circuit includes a memory array and a set of dummy cells surrounding the memory array. The first memory array includes a first set of memory cells located in an inner area of the memory array and a second set of memory cells located along an edge of the memory array. Each dummy cell includes one or more active regions and multiple gate structures over the one or more active regions.

Abstract: The present invention provides a cyclic exposure scanning system having distributed multi-lens and method thereof. The system includes a processor, a platform, an optical engine, a first optical imaging device, a second optical device and a light guide structure. By executing the method of the present disclosure by the system, the optical engine projects the first optical image and the second optical image respectively. The first optical image is guided to the first optical imaging device and the second optical image is sequentially guided to the second optical imaging device through the light guide structure. The first optical imaging device and the second optical imaging device receives and projects the first and second optical images onto the corresponding exposure areas, respectively. Such that efficiency and light source utilization may be significantly increased.

Abstract: A magnetic component includes a core, at least one coil, a first heat dissipating member and a second heat dissipating member. The core includes at least one outer leg and an inner leg. The at least one coil is wound around the inner leg. The first heat dissipating member is disposed on a first side and a top side of the core. The second heat dissipating member is disposed on a second side and the top side of the core. The first heat dissipating member and the second heat dissipating member have a first joint region, a second joint region and a third joint region on the top side. Projections of the first joint region and the second joint region do not overlap with the inner leg. A projection of at least one of the first heat dissipating member and the second heat dissipating member overlaps with the inner leg.

Abstract: A magnetic component includes a core and at least one coil. The core includes at least one outer leg and an inner leg. The inner leg is separated from an upper inner surface of the core. The inner leg is at least partially divided into a plurality of separated portions along a length direction of the inner leg. The at least one coil is wound around the inner leg.

Abstract: A proxy device coupled to a network receives communications between a client and a server on the network. The proxy device operates transparently to the client and the server, while coupled to receive and process the communications from a node on the network via a network port in a one-armed configuration. The proxy device communicates packets of the communications with an external tool coupled to the proxy device via a tool port and operates transparently to the nod and the tool. In certain embodiments, the tool may be a network security device, such as a firewall.

Abstract: A method forming a semiconductor package device includes: providing a substrate; forming a flip chip die on a first side on the substrate; and forming a molding compound on the first side of the substrate. The molding compound covers the flip chip die. The method further includes forming a heat sink on the molding compound; and forming a taping layer on a second side of the substrate, wherein the second side is opposite from the first side in a vertical direction. After forming the taping layer, the method further includes performing a pre-cut process and an etching process on the heat sink; and removing the taping layer.