Patents by Inventor Chung-Ying Yang
Chung-Ying Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8395239Abstract: A semiconductor device includes a substrate having a seal ring region and a circuit region, at least one corner bump disposed in the circuit region, a seal ring structure disposed in the seal ring region, and a connector electrically coupling a metal layer of the seal ring structure to the at least one corner bump. The at least one corner bump is configured to be coupled to a signal ground. A method of fabricating a semiconductor device includes providing a substrate having a seal ring region and a circuit region, providing at least one corner bump in a triangular corner bump zone in the circuit region, providing a seal ring structure in the seal ring region, electrically coupling a metal layer of the seal ring structure to the at least one corner bump, and electrically coupling the at least one corner bump to a signal ground.Type: GrantFiled: October 29, 2010Date of Patent: March 12, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Chung-Ying Yang
-
Publication number: 20130048980Abstract: An integrated circuit includes a seal ring structure disposed around a circuit that is disposed over a substrate. A first pad is electrically coupled with the seal ring structure. A leakage current test structure is disposed adjacent to the seal ring structure. A second pad electrically coupled with the leakage current test structure, wherein the leakage current test structure is configured to provide a leakage current test between the seal ring structure and the leakage current test structure.Type: ApplicationFiled: August 26, 2011Publication date: February 28, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chung-Ying YANG, Hsien-Wei CHEN
-
Patent number: 8253217Abstract: The present disclosure provides a semiconductor device that includes a substrate having a seal ring region and a circuit region, a plurality of dummy gates disposed over the seal ring region of the substrate, and a seal ring structure disposed over the plurality of dummy gates in the seal ring region. A method of fabricating a semiconductor device is also provided, the method including providing a substrate having a seal ring region and a circuit region, forming a plurality of dummy gates over the seal ring region of the substrate, and forming a seal ring structure over the plurality of dummy gates over the seal ring region.Type: GrantFiled: June 16, 2010Date of Patent: August 28, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Chung-Ying Yang
-
Patent number: 8237160Abstract: A semiconductor chip includes a corner stress relief (CSR) region. An enhanced structure connects sides of a seal ring structure to surround the CSR region. A device under test (DUT) structure is disposed on the CSR region. A set of probe pad structures is disposed on the CSR region. Two of the set of probe pad structures are electrically connect to the DUT structure.Type: GrantFiled: August 4, 2011Date of Patent: August 7, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Chung-Ying Yang, Ying-Ju Chen, Shih-Wei Liang, Ching-Jung Yang
-
Publication number: 20120175728Abstract: A semiconductor device includes a substrate having a circuit region and a seal ring region. The seal ring region surrounds the circuit region. A seal ring structure is disposed over the seal ring region. The seal ring structure has a first portion and a second portion above the first portion. The first portion has a width W1, and the second portion has a width W2. The width W1 is less than the width W2.Type: ApplicationFiled: January 11, 2011Publication date: July 12, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ching-Jung YANG, Yu-Wen LIU, Michael Shou-Ming TONG, Hsien-Wei CHEN, Chung-Ying YANG, Tsung-Yuan YU
-
Patent number: 8217499Abstract: A structure for reducing partially etched materials is described. The structure includes a layout of an intersection area between two trenches. First, a large intersection area having a trapezoidal corner may be replaced with an orthogonal intersection between two trenches. The layout reduces the intersection area as well as the possibility of having partially etched materials left at the intersection area. The structure also includes an alternative way to fill the intersection area with either an un-etched small trapezoidal area or multiple un-etched square areas, so that the opening area at the intersection point is reduced and the possibility of having partially etched materials is reduced too.Type: GrantFiled: November 23, 2010Date of Patent: July 10, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Yuan Yu, Hsien-Wei Chen, Chung-Ying Yang
-
Patent number: 8217394Abstract: A semiconductor chip includes a circuit region and a corner stress relief (CSR) region. The CSR region is in a corner of the semiconductor chip. A device under test (DUT) structure or a functional circuit is disposed on the circuit region. A probe pad is disposed on the CSR region. A metal line extends from the circuit region to the CSR region to electrically connect the probe pad to the DUT structure or a functional circuit.Type: GrantFiled: July 11, 2011Date of Patent: July 10, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Ying Yang, Hsien-Wei Chen
-
Publication number: 20120126359Abstract: A structure for reducing partially etched materials is described. The structure includes a layout of an intersection area between two trenches. First, a large intersection area having a trapezoidal corner may be replaced with an orthogonal intersection between two trenches. The layout reduces the intersection area as well as the possibility of having partially etched materials left at the intersection area. The structure also includes an alternative way to fill the intersection area with either an un-etched small trapezoidal area or multiple un-etched square areas, so that the opening area at the intersection point is reduced and the possibility of having partially etched materials is reduced too.Type: ApplicationFiled: November 23, 2010Publication date: May 24, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Yuan Yu, Hsien-Wei Chen, Chung-Ying Yang
-
Publication number: 20120104594Abstract: A semiconductor device includes a substrate having a seal ring region and a circuit region, at least one corner bump disposed in the circuit region, a seal ring structure disposed in the seal ring region, and a connector electrically coupling a metal layer of the seal ring structure to the at least one corner bump. The at least one corner bump is configured to be coupled to a signal ground. A method of fabricating a semiconductor device includes providing a substrate having a seal ring region and a circuit region, providing at least one corner bump in a triangular corner bump zone in the circuit region, providing a seal ring structure in the seal ring region, electrically coupling a metal layer of the seal ring structure to the at least one corner bump, and electrically coupling the at least one corner bump to a signal ground.Type: ApplicationFiled: October 29, 2010Publication date: May 3, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hsien-Wei Chen, Chung-Ying Yang
-
Publication number: 20120018877Abstract: A device includes a package substrate including a first non-reflowable metal bump extending over a top surface of the package substrate; a die over and bonded to the package substrate; and a package component over the die and bonded to the package substrate. The package component includes a second non-reflowable metal bump extending below a bottom surface of the package component. The package component is selected from the group consisting essentially of a device die, an additional package substrate, and combinations thereof. A solder bump bonds the first non-reflowable metal bump to the second non-reflowable metal bump.Type: ApplicationFiled: July 26, 2010Publication date: January 26, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Ying Yang, Chao-Wen Shih, Hao-Yi Tsai, Hsien-Wei Chen, Mirng-Ji Lii, Tzuan-Horng Liu
-
Publication number: 20110309465Abstract: The present disclosure provides a semiconductor device that includes a substrate having a seal ring region and a circuit region, a plurality of dummy gates disposed over the seal ring region of the substrate, and a seal ring structure disposed over the plurality of dummy gates in the seal ring region. A method of fabricating a semiconductor device is also provided, the method including providing a substrate having a seal ring region and a circuit region, forming a plurality of dummy gates over the seal ring region of the substrate, and forming a seal ring structure over the plurality of dummy gates over the seal ring region.Type: ApplicationFiled: June 16, 2010Publication date: December 22, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hsien-Wei Chen, Chung-Ying Yang
-
Publication number: 20110284843Abstract: A semiconductor chip includes a corner stress relief (CSR) region. An enhanced structure connects sides of a seal ring structure to surround the CSR region. A device under test (DUT) structure is disposed on the CSR region. A set of probe pad structures is disposed on the CSR region. Two of the set of probe pad structures are electrically connect to the DUT structure.Type: ApplicationFiled: August 4, 2011Publication date: November 24, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Chung-Ying Yang, Ying-Ju Chen, Shih-Wei Liang, Ching-Jung Yang
-
Publication number: 20110266541Abstract: A semiconductor chip includes a circuit region and a corner stress relief (CSR) region. The CSR region is in a corner of the semiconductor chip. A device under test (DUT) structure or a functional circuit is disposed on the circuit region. A probe pad is disposed on the CSR region. A metal line extends from the circuit region to the CSR region to electrically connect the probe pad to the DUT structure or a functional circuit.Type: ApplicationFiled: July 11, 2011Publication date: November 3, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Ying Yang, Hsien-Wei Chen