Patents by Inventor Clemens Ostermaier
Clemens Ostermaier has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11557670Abstract: A semiconductor device includes a semiconductor substrate including a barrier region, a channel layer disposed below the barrier region and forming a heterojunction with the barrier region such that a two-dimensional charge carrier gas channel is disposed in the channel layer near the heterojunction, and a sub-channel region disposed below the channel layer, and a first interface in the semiconductor substrate between a first region of type III-V material and a second region of type III-V material that is disposed below the first region of type III-V material, wherein the first and second regions of type III-V material form polarization charges on either side of the first interface, wherein the first interface is within or formed by the sub-channel region, and wherein semiconductor substrate has a vertically varying dopant concentration of deep energy acceptor dopant atoms that is locally increased at the first interface.Type: GrantFiled: March 2, 2021Date of Patent: January 17, 2023Assignee: Infineon Technologies Austria AGInventors: Christian Koller, Ingo Daumiller, Lauri Knuuttila, Clemens Ostermaier
-
Publication number: 20220285539Abstract: A semiconductor device includes a semiconductor substrate including a barrier region, a channel layer disposed below the barrier region and forming a heterojunction with the barrier region such that a two-dimensional charge carrier gas channel is disposed in the channel layer near the heterojunction, and a sub-channel region disposed below the channel layer, and a first interface in the semiconductor substrate between a first region of type III-V material and a second region of type III-V material that is disposed below the first region of type III-V material, wherein the first and second regions of type III-V material form polarization charges on either side of the first interface, wherein the first interface is within or formed by the sub-channel region, and wherein semiconductor substrate has a vertically varying dopant concentration of deep energy acceptor dopant atoms that is locally increased at the first interface.Type: ApplicationFiled: March 2, 2021Publication date: September 8, 2022Inventors: Christian Koller, Ingo Daumiller, Lauri Knuuttila, Clemens Ostermaier
-
Publication number: 20220271147Abstract: In an embodiment, a Group III nitride-based transistor device, includes a first Group III nitride barrier layer arranged on a Group III nitride channel layer, the first Group III nitride barrier layer and the Group III nitride channel layer having differing bandgaps and forming a heterojunction capable of supporting a two-dimensional charge gas. A source, a gate and a drain are on an upper surface of the first Group III nitride barrier layer. A gate recess extends from the upper surface of the first Group III nitride barrier layer into the first Group III nitride barrier layer. A p-doped Group III nitride material arranged in the gate recess has a first extension extending on the upper surface of the first Group III nitride barrier layer towards the drain. The first extension has a length ld, and 0 nm?ld?200 nm.Type: ApplicationFiled: May 13, 2022Publication date: August 25, 2022Inventors: Clemens Ostermaier, Oliver Haeberlen, Gerhard Prechtl, Manuel Stabentheiner
-
Patent number: 11349012Abstract: In an embodiment, a Group III nitride-based transistor device, includes a first. Group III nitride barrier layer arranged on a Group III nitride channel layer, the first Group III nitride barrier layer and the Group III nitride channel layer having differing bandgaps and forming a heterojunction capable of supporting a two-dimensional charge gas. A source, a gate and a drain are on an upper surface of the first Group III nitride barrier layer. A gate recess extends from the upper surface of the first. Group III nitride barrier layer into the first Group III nitride barrier layer. A p-doped Group III nitride material arranged in the gate recess has a first extension extending on the upper surface of the first Group III nitride barrier layer towards the drain. The first extension has a length ld, and 0 nm?ld?200 nm.Type: GrantFiled: April 1, 2020Date of Patent: May 31, 2022Assignee: Infineon Technologies Austria AGInventors: Clemens Ostermaier, Oliver Haeberlen, Gerhard Prechtl, Manuel Stabentheiner
-
Patent number: 11114554Abstract: A high-electron-mobility semiconductor device includes: a buffer region having first, second and third cross-sections forming a stepped lateral profile, the first cross-section being thicker than the third cross-section and comprising a first buried field plate disposed therein, the second cross-section interposed between the first and third cross-sections and forming oblique angles with the first and third cross-sections; and a barrier region of substantially uniform thickness extending along the stepped lateral profile of the buffer region, the barrier region being separated from the first buried field plate by a portion of the buffer region. The buffer region is formed by a first semiconductor material and the barrier region is formed by a second semiconductor material.Type: GrantFiled: June 28, 2017Date of Patent: September 7, 2021Assignee: Infineon Technologies Austria AGInventors: Gerhard Prechtl, Clemens Ostermaier, Oliver Häberlen
-
Publication number: 20200321447Abstract: In an embodiment, a Group III nitride-based transistor device, includes a first. Group III nitride barrier layer arranged on a Group III nitride channel layer, the first Group III nitride barrier layer and the Group III nitride channel layer having differing bandgaps and forming a heterojunction. capable of supporting a two-dimensional charge gas. A source, a gate and a drain are on an upper surface of the first Group III nitride barrier layer. A gate recess extends from the upper surface of the first. Group III nitride barrier layer into the first Group III nitride barrier layer. A p-doped Group III nitride material arranged in the gate recess has a first extension extending on the upper surface of the first Group III nitride barrier layer towards the drain. The first extension has a length ld, and 0 nm?ld?200 nm.Type: ApplicationFiled: April 1, 2020Publication date: October 8, 2020Inventors: Clemens Ostermaier, Oliver Haeberlen, Gerhard Prechtl, Manuel Stabentheiner
-
Patent number: 10600710Abstract: A semiconductor device includes a group III-semiconductor-nitride-based channel layer, a group III-semiconductor-nitride-based barrier layer formed on the channel layer, a two-dimensional electron gas channel formed in the channel layer, a first current electrode and a second current electrode formed on the barrier layer and laterally spaced from each other, and a gate structure formed on the barrier layer between the first and second current electrodes. The barrier layer has a symmetrically shaped recess between the first and second current electrodes, the symmetrically shaped recess including a first recess portion formed in a part of an upper surface of the barrier layer and a second recess portion formed within the first recess portion. The gate structure includes a group III-semiconductor-nitride-based doped layer that fills the symmetrically shaped recess and an electrically conductive gate electrode formed on an upper side of the doped layer that is opposite from the barrier layer.Type: GrantFiled: November 30, 2018Date of Patent: March 24, 2020Assignee: Infineon Technologies Austria AGInventors: Gerhard Prechtl, Clemens Ostermaier, Oliver Häberlen
-
Patent number: 10304923Abstract: A method of manufacturing a semiconductor die includes forming a semiconductor body on a substrate. The semiconductor body has a periphery which is devoid of active devices and terminates at an edge face of the semiconductor die. The semiconductor body includes a first III-nitride semiconductor layer and a plurality of second III-nitride semiconductor layers below the first III-nitride semiconductor layer. The method further includes forming an uninsulated connection structure which extends vertically in the periphery of the semiconductor body and provides a vertical leakage path for at least some of the second III-nitride semiconductor layers either to the substrate or to a metallization layer disposed above the semiconductor body, but not to both. Additional semiconductor die manufacturing methods are provided.Type: GrantFiled: July 10, 2018Date of Patent: May 28, 2019Assignee: Infineon Technologies Austria AGInventors: Clemens Ostermaier, Gerhard Prechtl, Oliver Häberlen
-
Publication number: 20190096779Abstract: A semiconductor device includes a group III-semiconductor-nitride-based channel layer, a group III-semiconductor-nitride-based barrier layer formed on the channel layer, a two-dimensional electron gas channel formed in the channel layer, a first current electrode and a second current electrode formed on the barrier layer and laterally spaced from each other, and a gate structure formed on the barrier layer between the first and second current electrodes. The barrier layer has a symmetrically shaped recess between the first and second current electrodes, the symmetrically shaped recess including a first recess portion formed in a part of an upper surface of the barrier layer and a second recess portion formed within the first recess portion. The gate structure includes a group III-semiconductor-nitride-based doped layer that fills the symmetrically shaped recess and an electrically conductive gate electrode formed on an upper side of the doped layer that is opposite from the barrier layer.Type: ApplicationFiled: November 30, 2018Publication date: March 28, 2019Inventors: Gerhard Prechtl, Clemens Ostermaier, Oliver Häberlen
-
Patent number: 10199216Abstract: In an embodiment, a method includes treating an edge region of a wafer including a substrate having an upper surface and one or more epitaxial Group III nitride layers arranged on the upper surface of the substrate, so as to remove material including at least one Group III element from the edge region.Type: GrantFiled: December 24, 2015Date of Patent: February 5, 2019Assignee: Infineon Technologies Austria AGInventors: Clemens Ostermaier, Gerhard Prechtl, Oliver Haeberlen
-
Patent number: 10177061Abstract: In an embodiment, a semiconductor device includes a substrate, a Group III nitride-based semiconductor layer formed on the substrate, a first current electrode and a second current electrode formed on the Group III nitride-based semiconductor layer and spaced from each other, and a control electrode formed on the Group III nitride-based semiconductor layer between the first current electrode and the second current electrode. The control electrode includes at least a middle portion, configured to switch off a channel below the middle portion when a first voltage is applied to the control electrode, and second portions adjoining the middle portion. The second portions are configured to switch off a channel below the second portions when a second voltage is applied to the control electrode, the second voltage being less than the first voltage and the second voltage being less than a threshold voltage of the second portions.Type: GrantFiled: February 12, 2015Date of Patent: January 8, 2019Assignee: Infineon Technologies Austria AGInventors: Gerhard Prechtl, Clemens Ostermaier, Oliver Haeberlen
-
Publication number: 20180328981Abstract: A probe test card for testing semiconductor devices includes a printed circuit board, a pair of electrically conductive probes extending towards one another and protruding away from the printed circuit board with a gap being disposed between ends of the pair of electrically conductive probes, and a coil affixed to and electrically connected to the printed circuit board and disposed directly over the gap. The probe test card is configured to generate a magnetic flux in the gap between the ends of the pair of electrically conductive probes upon the application of a current through the coil.Type: ApplicationFiled: May 11, 2017Publication date: November 15, 2018Inventors: Clemens Ostermaier, Juergen Bostjancic, Gerhard Raczynski, David Kammerlander, Gerhard Prechtl
-
Publication number: 20180331175Abstract: A method of manufacturing a semiconductor die includes forming a semiconductor body on a substrate. The semiconductor body has a periphery which is devoid of active devices and terminates at an edge face of the semiconductor die. The semiconductor body includes a first III-nitride semiconductor layer and a plurality of second III-nitride semiconductor layers below the first III-nitride semiconductor layer. The method further includes forming an uninsulated connection structure which extends vertically in the periphery of the semiconductor body and provides a vertical leakage path for at least some of the second III-nitride semiconductor layers either to the substrate or to a metallization layer disposed above the semiconductor body, but not to both. Additional semiconductor die manufacturing methods are provided.Type: ApplicationFiled: July 10, 2018Publication date: November 15, 2018Inventors: Clemens Ostermaier, Gerhard Prechtl, Oliver Häberlen
-
Patent number: 10126355Abstract: A probe test card for testing semiconductor devices includes a printed circuit board, a pair of electrically conductive probes extending towards one another and protruding away from the printed circuit board with a gap being disposed between ends of the pair of electrically conductive probes, and a coil affixed to and electrically connected to the printed circuit board and disposed directly over the gap. The probe test card is configured to generate a magnetic flux in the gap between the ends of the pair of electrically conductive probes upon the application of a current through the coil.Type: GrantFiled: May 11, 2017Date of Patent: November 13, 2018Assignee: Infineon Technologies Austria AGInventors: Clemens Ostermaier, Juergen Bostjancic, Gerhard Raczynski, David Kammerlander, Gerhard Prechtl
-
Patent number: 10128133Abstract: An etching tool that includes an interior chamber is provided. A plurality of type III-V semiconductor wafers is provided. A process cycle is performed for each one of the type III-V semiconductor wafers in the plurality. The process cycle includes performing a preliminary contamination control process. The process cycle further includes inserting one of the type III-V semiconductor wafers into the interior chamber. The process cycle further includes etching type III-V semiconductor material away from the type III-V semiconductor wafer that is present in the interior chamber. The process cycle further includes removing the type III-V semiconductor wafer that is present in the interior chamber. The preliminary contamination control process includes forming a carbon containing protective material that completely covers exposed surfaces of the interior chamber.Type: GrantFiled: June 30, 2017Date of Patent: November 13, 2018Assignee: Infineon Technologies Austria AGInventors: Andreas Haghofer, Clemens Ostermaier
-
Patent number: 10090406Abstract: A normally-off compound semiconductor device includes a first III-nitride semiconductor having a first sloped transition region in which the first III-nitride semiconductor transitions at an angle from a first level to a second level different than the first level, and a second III-nitride semiconductor on the first III-nitride semiconductor and having a different band gap than the first III-nitride semiconductor so that a two-dimensional charge carrier gas arises along an interface between the first and second III-nitride semiconductors. The normally-off compound semiconductor device further includes a gate on the second III-nitride semiconductor and a doped semiconductor over the first sloped transition region and interposed between the gate and the second III-nitride semiconductor. The two-dimensional charge carrier gas is disrupted along the first sloped transition region due solely to the slope of the first sloped transition region if steep enough, or also due to the presence of the doped semiconductor.Type: GrantFiled: September 18, 2014Date of Patent: October 2, 2018Assignee: Infineon Technologies Austria AGInventors: Gerhard Prechtl, Clemens Ostermaier, Oliver Haeberlen
-
Patent number: 10038051Abstract: A semiconductor die includes a substrate and a semiconductor body supported by the substrate and having a periphery which is devoid of active devices and terminates at an edge face of the semiconductor die. The semiconductor body includes a first III-nitride semiconductor layer and a plurality of second III-nitride semiconductor layers below the first III-nitride semiconductor layer. An uninsulated connection structure extends vertically in the periphery of the semiconductor body and provides a vertical leakage path for at least some of the second III-nitride semiconductor layers to the substrate, to a metallization layer disposed above the substrate, or to both. A corresponding method of manufacturing the semiconductor die is also described.Type: GrantFiled: February 19, 2016Date of Patent: July 31, 2018Assignee: Infineon Technologies Austria AGInventors: Clemens Ostermaier, Gerhard Prechtl, Oliver Häberlen
-
Patent number: 10038085Abstract: A method includes providing a heterostructure body with a buffer region, and a barrier region disposed on the buffer region, and forming a gate structure for controlling the channel on the heterostructure body, the gate structure having a doped semiconductor region disposed on the heterostructure body, an interlayer disposed on the doped semiconductor region, and a gate electrode disposed on the interlayer. Forming the gate structure includes controlling a doping concentration of the doped semiconductor region such that a portion of the channel adjacent the gate structure is non-conductive at zero gate bias, and controlling electrical and geometrical characteristics of the interlayer based upon a relationship between the electrical and geometrical characteristics of the interlayer and corresponding effects on a static threshold voltage and a dynamic threshold voltage shift of the semiconductor device.Type: GrantFiled: January 8, 2016Date of Patent: July 31, 2018Assignee: Infineon Technologies Austria AGInventors: Gilberto Curatola, Oliver Haeberlen, Gerhard Prechtl, Clemens Ostermaier
-
Patent number: 9947600Abstract: In an embodiment, a semiconductor structure includes a support substrate comprising a surface adapted to support epitaxial growth of a Group III nitride, one or more epitaxial Group III nitride layers arranged on the surface and supporting a plurality of transistor devices assembled upon the support substrate, and a test structure formed in a Group III nitride layer. The test structure includes a plurality of trenches configured to provide an optical diffraction grating when illuminated by UV light. The trenches have a parameter corresponding to a parameter of a feature of the transistor devices.Type: GrantFiled: June 14, 2017Date of Patent: April 17, 2018Assignee: Infineon Technologies Austria AGInventors: Franz Heider, Bernhard Brunner, Clemens Ostermaier
-
Publication number: 20170365702Abstract: A high-electron-mobility semiconductor device includes: a buffer region having first, second and third cross-sections forming a stepped lateral profile, the first cross-section being thicker than the third cross-section and comprising a first buried field plate disposed therein, the second cross-section interposed between the first and third cross-sections and forming oblique angles with the first and third cross-sections; and a barrier region of substantially uniform thickness extending along the stepped lateral profile of the buffer region, the barrier region being separated from the first buried field plate by a portion of the buffer region. The buffer region is formed by a first semiconductor material and the barrier region is formed by a second semiconductor material.Type: ApplicationFiled: June 28, 2017Publication date: December 21, 2017Inventors: Gerhard Prechtl, Clemens Ostermaier, Oliver Häberlen