Patents by Inventor Dae-Hyun Jang
Dae-Hyun Jang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240019996Abstract: A display apparatus includes a display, a single physical button and a processor configured to control the display to display a guide user interface (UI), a selection UI and a plurality of menu items, based on a user input received via the single physical button being identified as a short click input, move the selection UI from one menu item among the plurality of menu items to another menu item among the plurality of menu items, based on the user input being identified as a long press input, select the one menu item and execute a control function corresponding to the selected one menu item, and based on an execution of the control function, control the display to display a setting UI indicating a current setting value of the control function.Type: ApplicationFiled: August 31, 2023Publication date: January 18, 2024Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-hyuk KIM, Seung-hyun Moon, Dae-hyun Jang
-
Patent number: 11782591Abstract: A display apparatus includes a display, a single physical button and a processor configured to control the display to display a guide user interface (UI), a selection UI and a plurality of menu items, based on a user input received via the single physical button being identified as a short click input, move the selection UI from one menu item among the plurality of menu items to another menu item among the plurality of menu items, based on the user input being identified as a long press input, select the one menu item and execute a control function corresponding to the selected one menu item, and based on an execution of the control function, control the display to display a setting UI indicating a current setting value of the control function.Type: GrantFiled: August 11, 2022Date of Patent: October 10, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-hyuk Kim, Seung-hyun Moon, Dae-hyun Jang
-
Patent number: 11445610Abstract: A PCB assembly includes a second PCB disposed adjacent to a first PCB and have a second hole facing a first hole, an upper plate disposed at an upper of the first and second hole and have a third hole disposed at the upper of the first hole and a fourth hole disposed at the upper of the second hole, a holder disposed at a lower of the first and second hole and have a lower plate having a fifth hole disposed at the lower of the first hole and a sixth hole disposed at the lower of the second hole, a first fixing screw penetrating through the third first, and fifth hole, and a second fixing screw penetrating through the fourth, second and sixth hole, and the lower plate includes a protrusion penetrating through the second PCB coupling the first PCB and the second PCB.Type: GrantFiled: March 23, 2021Date of Patent: September 13, 2022Assignee: SOLUM CO., LTD.Inventors: Chang Min Seo, Yong Jae Kim, Dae Hyun Jang
-
Patent number: 11442611Abstract: A display apparatus includes a display, a single physical button and a processor configured to control the display to display a guide user interface (UI), a selection UI and a plurality of menu items, based on a user input received via the single physical button being identified as a short click input, move the selection UI from one menu item among the plurality of menu items to another menu item among the plurality of menu items, based on the user input being identified as a long press input, select the one menu item and execute a control function corresponding to the selected one menu item, and based on an execution of the control function, control the display to display a setting UI indicating a current setting value of the control function.Type: GrantFiled: May 5, 2021Date of Patent: September 13, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-hyuk Kim, Seung-hyun Moon, Dae-hyun Jang
-
Publication number: 20220022319Abstract: A PCB assembly includes a second PCB disposed adjacent to a first PCB and have a second hole facing a first hole, an upper plate disposed at an upper of the first and second hole and have a third hole disposed at the upper of the first hole and a fourth hole disposed at the upper of the second hole, a holder disposed at a lower of the first and second hole and have a lower plate having a fifth hole disposed at the lower of the first hole and a sixth hole disposed at the lower of the second hole, a first fixing screw penetrating through the third first, and fifth hole, and a second fixing screw penetrating through the fourth, second and sixth hole, and the lower plate includes a protrusion penetrating through the second PCB coupling the first PCB and the second PCB.Type: ApplicationFiled: March 23, 2021Publication date: January 20, 2022Inventors: Chang Min SEO, Yong Jae KIM, Dae Hyun JANG
-
Publication number: 20210278964Abstract: A display device is provided. The display apparatus includes: a display configured to display a user interface screen; an input interface configured to receive a user operation to select and execute at least one menu item included in the user interface screen; and a processor configured to separately recognize a short click and a long press based on an input time of the user operation, constantly maintain an execution speed of a function corresponding to a selected menu item within a preset critical time in the time for which the input of the long press is continued and accelerate the execution speed of the corresponding function after the preset critical time passes.Type: ApplicationFiled: May 5, 2021Publication date: September 9, 2021Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-hyuk KIM, Seung-hyun MOON, Dae-hyun JANG
-
Patent number: 11048395Abstract: A display device is provided. The display apparatus includes: a display configured to display a user interface screen; an input interface configured to receive a user operation to select and execute at least one menu item included in the user interface screen; and a processor configured to separately recognize a short click and a long press based on an input time of the user operation, constantly maintain an execution speed of a function corresponding to a selected menu item within a preset critical time in the time for which the input of the long press is continued and accelerate the execution speed of the corresponding function after the preset critical time passes.Type: GrantFiled: January 12, 2016Date of Patent: June 29, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-hyuk Kim, Seung-hyun Moon, Dae-hyun Jang
-
Patent number: 11042277Abstract: A display device is provided. The display apparatus includes: a display configured to display a user interface screen; an input interface configured to receive a user operation to select and execute at least one menu item included in the user interface screen; and a processor configured to separately recognize a short click and a long press based on an input time of the user operation, constantly maintain an execution speed of a function corresponding to a selected menu item within a preset critical time in the time for which the input of the long press is continued and accelerate the execution speed of the corresponding function after the preset critical time passes.Type: GrantFiled: July 31, 2019Date of Patent: June 22, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-hyuk Kim, Seung-hyun Moon, Dae-hyun Jang
-
Patent number: 11036380Abstract: A display device is provided. The display apparatus includes: a display configured to display a user interface screen; an input interface configured to receive a user operation to select and execute at least one menu item included in the user interface screen; and a processor configured to separately recognize a short click and a long press based on an input time of the user operation, constantly maintain an execution speed of a function corresponding to a selected menu item within a preset critical time in the time for which the input of the long press is continued and accelerate the execution speed of the corresponding function after the preset critical time passes.Type: GrantFiled: April 22, 2020Date of Patent: June 15, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-hyuk Kim, Seung-hyun Moon, Dae-hyun Jang
-
Patent number: 10749042Abstract: A vertical memory device and a method of manufacturing such device are provided. The vertical memory device may include a plurality of gate electrode layers stacked in a cell region of a semiconductor substrate; a plurality of upper isolation insulating layers dividing an uppermost gate electrode layer among the plurality of gate electrode layers, extending in a first direction; a plurality of vertical holes arranged to have any two adjacent vertical holes to have a uniform distance from each other throughout the cell region and including a plurality of channel holes penetrating through the plurality of gate electrode layers disposed between the plurality of upper isolation insulating layers and a plurality of first support holes penetrating through the plurality of upper insulating layers; a plurality of channel structures disposed in the plurality of channel holes; and a plurality of first support structures disposed in the plurality of first support holes.Type: GrantFiled: May 1, 2019Date of Patent: August 18, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyuk Kim, Dae Hyun Jang, Seung Pil Chung, Sung II Cho
-
Publication number: 20200249829Abstract: A display device is provided. The display apparatus includes: a display configured to display a user interface screen; an input interface configured to receive a user operation to select and execute at least one menu item included in the user interface screen; and a processor configured to separately recognize a short click and a long press based on an input time of the user operation, constantly maintain an execution speed of a function corresponding to a selected menu item within a preset critical time in the time for which the input of the long press is continued and accelerate the execution speed of the corresponding function after the preset critical time passes.Type: ApplicationFiled: April 22, 2020Publication date: August 6, 2020Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-hyuk KIM, Seung-hyun MOON, Dae-hyun JANG
-
Publication number: 20190354277Abstract: A display device is provided. The display apparatus includes: a display configured to display a user interface screen; an input interface configured to receive a user operation to select and execute at least one menu item included in the user interface screen; and a processor configured to separately recognize a short click and a long press based on an input time of the user operation, constantly maintain an execution speed of a function corresponding to a selected menu item within a preset critical time in the time for which the input of the long press is continued and accelerate the execution speed of the corresponding function after the preset critical time passes.Type: ApplicationFiled: July 31, 2019Publication date: November 21, 2019Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-hyuk KIM, Seung-hyun MOON, Dae-hyun JANG
-
Publication number: 20190259881Abstract: A vertical memory device and a method of manufacturing such device are provided. The vertical memory device may include a plurality of gate electrode layers stacked in a cell region of a semiconductor substrate; a plurality of upper isolation insulating layers dividing an uppermost gate electrode layer among the plurality of gate electrode layers, extending in a first direction; a plurality of vertical holes arranged to have any two adjacent vertical holes to have a uniform distance from each other throughout the cell region and including a plurality of channel holes penetrating through the plurality of gate electrode layers disposed between the plurality of upper isolation insulating layers and a plurality of first support holes penetrating through the plurality of upper insulating layers; a plurality of channel structures disposed in the plurality of channel holes; and a plurality of first support structures disposed in the plurality of first support holes.Type: ApplicationFiled: May 1, 2019Publication date: August 22, 2019Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyuk Kim, Dae Hyun Jang, Seung Pil Chung, Sung II Cho
-
Patent number: 10319864Abstract: A vertical memory device and a method of manufacturing such device are provided. The vertical memory device may include a plurality of gate electrode layers stacked in a cell region of a semiconductor substrate; a plurality of upper isolation insulating layers dividing an uppermost gate electrode layer among the plurality of gate electrode layers, extending in a first direction; a plurality of vertical holes arranged to have any two adjacent vertical holes to have a uniform distance from each other throughout the cell region and including a plurality of channel holes penetrating through the plurality of gate electrode layers disposed between the plurality of upper isolation insulating layers and a plurality of first support holes penetrating through the plurality of upper insulating layers; a plurality of channel structures disposed in the plurality of channel holes; and a plurality of first support structures disposed in the plurality of first support holes.Type: GrantFiled: December 20, 2017Date of Patent: June 11, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyuk Kim, Dae Hyun Jang, Seung Pil Chung, Sung Il Cho
-
Patent number: 10290978Abstract: A female connector capable of easily confirming whether or not a male connector is connected thereto, a connector module having the male connector, and an electronic device having the connector module are disclosed. The female connector comprises a connector body, a first terminal engagement pin and a second terminal engagement pin. The first terminal engagement pin is disposed inside the connector body and capable of receiving an input signal from a connection terminal of a male connector when the connection terminal is in contact therewith. The second terminal engaging pin is disposed inside the connector body to be spaced apart from the first terminal engaging pin. The first and second terminal engagement pins are electrically connected with each other through the connection terminal when the connection terminal is inserted and coupled between the first and second terminal engagement pins.Type: GrantFiled: June 27, 2017Date of Patent: May 14, 2019Assignee: SOLUM CO., LTD.Inventors: Jong Sik Park, Dae Hyun Jang, Chang Min Seo
-
Patent number: 10256318Abstract: A method of manufacturing a semiconductor device includes forming dummy gate structures including a dummy gate insulating layer and dummy gate electrodes, on a first region of a semiconductor substrate, the first region including a patterning region, forming spacers on two side walls of each of the dummy gate structures, forming an interlayer insulating layer on the semiconductor substrate and the dummy gate structures, forming a protective insulating layer on a second region of the semiconductor substrate, the second region including a non-patterning region, forming a liner layer on the protective insulating layer, planarizing the interlayer insulating layer by using the liner layer as an etching mask to expose top surfaces of the dummy gate structures, forming openings by removing the dummy gate structures to expose the semiconductor substrate between the spacers, and forming gate structures including a gate insulating layer and metal gate electrodes, in the openings.Type: GrantFiled: January 12, 2017Date of Patent: April 9, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-ho Jeon, Dae-hyun Jang, Seung-seok Ha, Young-ju Park, Sun-ki Min
-
Publication number: 20180374961Abstract: A vertical memory device and a method of manufacturing such device are provided. The vertical memory device may include a plurality of gate electrode layers stacked in a cell region of a semiconductor substrate; a plurality of upper isolation insulating layers dividing an uppermost gate electrode layer among the plurality of gate electrode layers, extending in a first direction; a plurality of vertical holes arranged to have any two adjacent vertical holes to have a uniform distance from each other throughout the cell region and including a plurality of channel holes penetrating through the plurality of gate electrode layers disposed between the plurality of upper isolation insulating layers and a plurality of first support holes penetrating through the plurality of upper insulating layers; a plurality of channel structures disposed in the plurality of channel holes; and a plurality of first support structures disposed in the plurality of first support holes.Type: ApplicationFiled: December 20, 2017Publication date: December 27, 2018Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyuk KIM, Dae Hyun JANG, Seung Pil CHUNG, Sung Il CHO
-
Patent number: 10115602Abstract: A method of manufacturing a semiconductor device includes alternately stacking mold insulating layers and sacrificial layers on a substrate; forming channel holes penetrating through the mold insulating layers and the sacrificial layers and allowing recessed regions to be formed in the substrate; cleaning a surface of the recessed regions in such a manner that processes of forming a first protective layer in an upper region of the channel holes and performing an anisotropic dry etching process on the recessed regions in a lower portion of the channel holes are alternately repeated one or more times, in-situ; and forming epitaxial layers on the recessed regions of the substrate.Type: GrantFiled: February 28, 2017Date of Patent: October 30, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Seung Jae Jung, Sang Joon Yoon, Yong Hyun Kwon, Dae Hyun Jang, Ha Na Kim
-
Patent number: 9899404Abstract: Provided is a semiconductor device. The semiconductor device includes a conductive pattern disposed on a semiconductor substrate. First and second conductive lines disposed on the conductive pattern and located at the same level as each other, are provided. An isolation pattern is disposed between the first and second conductive lines. A first vertical structure passing through the first conductive line and conductive pattern is provided. A second vertical structure passing through the second conductive line and conductive patterns is provided. An auxiliary pattern passing through the conductive pattern and in contact with the isolation pattern is provided.Type: GrantFiled: December 2, 2015Date of Patent: February 20, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Hyuk Yoo, Dae-Hyun Jang, Yoo-Chul Kong, Kyoung-Sub Shin
-
Publication number: 20180033639Abstract: A method of manufacturing a semiconductor device includes alternately stacking mold insulating layers and sacrificial layers on a substrate; forming channel holes penetrating through the mold insulating layers and the sacrificial layers and allowing recessed regions to be formed in the substrate; cleaning a surface of the recessed regions in such a manner that processes of forming a first protective layer in an upper region of the channel holes and performing an anisotropic dry etching process on the recessed regions in a lower portion of the channel holes are alternately repeated one or more times, in-situ; and forming epitaxial layers on the recessed regions of the substrate.Type: ApplicationFiled: February 28, 2017Publication date: February 1, 2018Inventors: Seung Jae JUNG, Sang Joon YOON, Yong Hyun KWON, Dae Hyun JANG, Ha Na KIM