Patents by Inventor Dai Ying LEE
Dai Ying LEE has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11955416Abstract: A semiconductor structure is provided. The semiconductor structure comprises a substrate, a via, a liner layer, a barrier layer, and a conductor. The via penetrates through the substrate. The liner layer is formed on a sidewall of the via. The barrier layer is formed on the liner layer. The barrier layer comprises a conductive 2D material. The conductor fills a remaining space of the via.Type: GrantFiled: September 15, 2021Date of Patent: April 9, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Cheng-Hsien Lu, Yun-Yuan Wang, Dai-Ying Lee
-
Publication number: 20240090238Abstract: A memory device and a method for manufacturing the memory device are provided. The memory device includes a stack and a plurality of memory strings. The stack is disposed on the substrate, and the stack includes a plurality of conductive layers and a plurality of insulating layers alternately stacked. The memory strings pass through the stack along a first direction, wherein a first memory string in the memory strings includes a first conductive pillar and a second conductive pillar, a channel layer, and a memory structure. The first conductive pillar and the second conductive pillar respectively extend along the first direction and are separated from each other. The channel layer is disposed between the first conductive pillar and the second conductive pillar. The memory structure surrounds the second conductive pillar, and the memory structure includes a resistive memory material.Type: ApplicationFiled: November 27, 2023Publication date: March 14, 2024Inventors: Feng-Min LEE, Erh-Kun LAI, Dai-Ying LEE, Yu-Hsuan LIN, Po-Hao TSENG, Ming-Hsiu LEE
-
Publication number: 20240071821Abstract: A semiconductor element and a method for manufacturing the same are provided. The semiconductor element includes a plug and a via on the plug and electrically connected to the plug. The plug includes a tungsten plug and a conductive layer on the tungsten plug. The tungsten plug and the conductive layer include different materials. The tungsten plug has a first width in a lateral direction. The conductive layer has a second width in the lateral direction. The second width is greater than or equal to the first width. The conductive layer is between the via and the tungsten plug.Type: ApplicationFiled: August 23, 2022Publication date: February 29, 2024Inventors: Dai-Ying LEE, Yu-Chao HUANG
-
Publication number: 20240046970Abstract: The application provides a memory device and an operation method thereof. The memory device includes: a memory array, for processing model computation having a plurality of input values and a plurality of interact coefficients; and at least one calculation unit. In receiving the input values, a first part and a second part of the memory cells generate a first part and a second part of the common source currents, respectively. The first part of the memory cells is electrically isolated from the second part of the memory cells based on a diagonal of the memory array. The at least one calculation unit calculates a first part and a second part of a local field energy of the model computation based on the first part and the second part of the common source currents.Type: ApplicationFiled: August 5, 2022Publication date: February 8, 2024Inventors: Yun-Yuan WANG, Cheng-Hsien LU, Dai-Ying LEE, Ming-Hsiu LEE, Feng-Min LEE
-
Patent number: 11871588Abstract: A memory device includes a stack and a plurality of memory strings. The stack is disposed on the substrate, and the stack includes a plurality of conductive layers and a plurality of insulating layers alternately stacked. The memory strings pass through the stack along a first direction, wherein a first memory string in the memory strings includes a first conductive pillar and a second conductive pillar, a channel layer, and a memory structure. The first conductive pillar and the second conductive pillar respectively extend along the first direction and are separated from each other. The channel layer is disposed between the first conductive pillar and the second conductive pillar. The memory structure surrounds the second conductive pillar, and the memory structure includes a resistive memory material.Type: GrantFiled: August 3, 2021Date of Patent: January 9, 2024Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Feng-Min Lee, Erh-Kun Lai, Dai-Ying Lee, Yu-Hsuan Lin, Po-Hao Tseng, Ming-Hsiu Lee
-
Patent number: 11853890Abstract: Provided is an operation method for a memory device, the memory device being used for implementing an Artificial Neural Network (ANN). The operation method includes: reading from the memory device a weight matrix of a current layer of a plurality of layers of the ANN to extract a plurality of neuro values; determining whether to perform calibration; when it is determined to perform calibration, recalculating and updating a mean value and a variance value of the neuro values; and performing batch normalization based on the mean value and the variance value of the neuro values.Type: GrantFiled: July 26, 2019Date of Patent: December 26, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chao-Hung Wang, Yu-Hsuan Lin, Ming-Liang Wei, Dai-Ying Lee
-
Publication number: 20230378053Abstract: A semiconductor structure is provided. The semiconductor structure includes a substrate and a via structure. The via structure is through the substrate. The via structure includes a first conductive portion, a second conductive portion, a first barrier portion, a second barrier portion, and a third barrier portion. The first conductive portion has a ring-shaped cross section. The second conductive portion is disposed at an inner side of the first conductive portion. The second conductive portion has a ring-shaped cross section. The first barrier portion is disposed at an outer side of the first conductive portion. The second barrier portion is disposed between the first conductive portion and the second conductive portion. The third barrier portion is disposed at an inner side of the second conductive portion. At least one of the first barrier portion, the second barrier portion, or the third barrier portion includes an insulating 2D material.Type: ApplicationFiled: May 19, 2022Publication date: November 23, 2023Inventors: Cheng-Hsien LU, Yun-Yuan WANG, Ming-Hsiu LEE, Dai-Ying LEE
-
Patent number: 11776873Abstract: A semiconductor structure and a manufacturing method for the same. The semiconductor structure includes a plug element and a via element. The plug element includes a tungsten plug. The plug element has a plug size in a lateral direction. The via element is electrically connected on the plug element. The via element is non-symmetrical with respect a center line of the plug element extending along a longitudinal direction. The via element has a via size in the lateral direction. The plug size is bigger than the via size.Type: GrantFiled: March 8, 2022Date of Patent: October 3, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Dai-Ying Lee, Ming-Hsiu Lee
-
Publication number: 20230079160Abstract: A semiconductor structure is provided. The semiconductor structure comprises a substrate, a via, a liner layer, a barrier layer, and a conductor. The via penetrates through the substrate. The liner layer is formed on a sidewall of the via. The barrier layer is formed on the liner layer. The barrier layer comprises a conductive 2D material. The conductor fills a remaining space of the via.Type: ApplicationFiled: September 15, 2021Publication date: March 16, 2023Inventors: Cheng-Hsien LU, Yun-Yuan WANG, Dai-Ying LEE
-
Publication number: 20230045495Abstract: A memory device includes a stack and a plurality of memory strings. The stack is disposed on the substrate, and the stack includes a plurality of conductive layers and a plurality of insulating layers alternately stacked. The memory strings pass through the stack along a first direction, wherein a first memory string in the memory strings includes a first conductive pillar and a second conductive pillar, a channel layer, and a memory structure. The first conductive pillar and the second conductive pillar respectively extend along the first direction and are separated from each other. The channel layer is disposed between the first conductive pillar and the second conductive pillar. The memory structure surrounds the second conductive pillar, and the memory structure includes a resistive memory material.Type: ApplicationFiled: August 3, 2021Publication date: February 9, 2023Inventors: Feng-Min LEE, Erh-Kun LAI, Dai-Ying LEE, Yu-Hsuan LIN, Po-Hao TSENG, Ming-Hsiu LEE
-
Publication number: 20220359016Abstract: A storage device for generating an identity code and an identity code generating method are disclosed. The storage device includes a first storage circuit, a second storage circuit and a reading circuit. The first storage circuit stores a plurality of first data and the first data have a plurality of bits. The second storage circuit stores a plurality of second data and the second data have a plurality of bits. The reading circuit reads the second data from the second storage circuit to form a first sequence, selects a first portion of the first data according to the first sequence, reads the first portion of the first data from the first storage circuit to form a target sequence and outputs the target sequence to serve as an identity code.Type: ApplicationFiled: July 29, 2021Publication date: November 10, 2022Inventors: Yu-Hsuan LIN, Dai-Ying LEE, Ming-Hsiu LEE
-
Patent number: 11482282Abstract: A memory device and an operation method thereof are provided. The memory device comprises: a memory array including a plurality of memory cells; a plurality of bit lines coupled to the memory array; a plurality of word lines coupled to the memory array; and a plurality of conductance controllable units coupled to the memory array; wherein a memory cell group and at least one conductance controllable unit among the conductance controllable units form a logic operation unit, and a logic operation function of the logic operation unit is determined by an equivalent conductance of the at least one conductance controllable unit.Type: GrantFiled: March 4, 2021Date of Patent: October 25, 2022Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yun-Yuan Wang, Dai-Ying Lee
-
Publication number: 20220284952Abstract: A memory device and an operation method thereof are provided. The memory device comprises: a memory array including a plurality of memory cells; a plurality of bit lines coupled to the memory array; a plurality of word lines coupled to the memory array; and a plurality of conductance controllable units coupled to the memory array; wherein a memory cell group and at least one conductance controllable unit among the conductance controllable units form a logic operation unit, and a logic operation function of the logic operation unit is determined by an equivalent conductance of the at least one conductance controllable unit.Type: ApplicationFiled: March 4, 2021Publication date: September 8, 2022Inventors: Yun-Yuan WANG, Dai-Ying LEE
-
Publication number: 20220199490Abstract: A semiconductor structure and a manufacturing method for the same. The semiconductor structure includes a plug element and a via element. The plug element includes a tungsten plug. The plug element has a plug size in a lateral direction. The via element is electrically connected on the plug element. The via element is non-symmetrical with respect a center line of the plug element extending along a longitudinal direction. The via element has a via size in the lateral direction. The plug size is bigger than the via size.Type: ApplicationFiled: March 8, 2022Publication date: June 23, 2022Inventors: Dai-Ying LEE, Ming-Hsiu LEE
-
Patent number: 11302605Abstract: A semiconductor structure and a manufacturing method for the same. The semiconductor structure includes a plug element and a via element. The plug element includes a tungsten plug. The plug element has a plug size in a lateral direction. The via element is electrically connected on the plug element. The via element is non-symmetrical with respect a center line of the plug element extending along a longitudinal direction. The via element has a via size in the lateral direction. The plug size is bigger than the via size.Type: GrantFiled: March 23, 2020Date of Patent: April 12, 2022Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Dai-Ying Lee, Ming-Hsiu Lee
-
Publication number: 20220012586Abstract: An inference engine for a neural network uses a compute-in-memory array storing a kernel coefficients. A clamped input matrix is provided to the compute-in-memory array to produce an output vector representing a function of the clamped input vector and the kernel. A circuit is included receiving an input vector, where elements of the input vector have values in a first range of values. The circuit clamps the values of the elements of the input vector a limit of a second range of values to provide the clamped input vector. The second range of values is more narrow than the first range of values, and set according to the characteristics of the compute-in-memory array. The first range of values can be used in training using digital computation resources, and the second range of values can be used in inference using the compute-in-memory array.Type: ApplicationFiled: October 23, 2020Publication date: January 13, 2022Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yu-Hsuan LIN, Po-Kai HSU, Dai-Ying LEE
-
Publication number: 20210296208Abstract: A semiconductor structure and a manufacturing method for the same. The semiconductor structure includes a plug element and a via element. The plug element includes a tungsten plug. The plug element has a plug size in a lateral direction. The via element is electrically connected on the plug element. The via element is non-symmetrical with respect a center line of the plug element extending along a longitudinal direction. The via element has a via size in the lateral direction. The plug size is bigger than the via size.Type: ApplicationFiled: March 23, 2020Publication date: September 23, 2021Inventors: Dai-Ying LEE, Ming-Hsiu LEE
-
Publication number: 20200349428Abstract: Provided is an operation method for a memory device, the memory device being used for implementing an Artificial Neural Network (ANN). The operation method includes: reading from the memory device a weight matrix of a current layer of a plurality of layers of the ANN to extract a plurality of neuro values; determining whether to perform calibration; when it is determined to perform calibration, recalculating and updating a mean value and a variance value of the neuro values; and performing batch normalization based on the mean value and the variance value of the neuro values.Type: ApplicationFiled: July 26, 2019Publication date: November 5, 2020Inventors: Chao-Hung WANG, Yu-Hsuan LIN, Ming-Liang WEI, Dai-Ying LEE
-
Patent number: 10811602Abstract: Memory devices based on tungsten oxide memory elements are described, along with methods for manufacturing such devices. A memory device includes a plug extending upwardly from a top surface of a substrate through a dielectric layer; a bottom electrode having tungsten on an outside surface, the bottom electrode extending upwardly from a top surface of the plug; an insulating material in contact with the tungsten on the outside surface of, and surrounding, the bottom electrode; a memory element on an upper surface of the bottom electrode, the memory element comprising a tungsten oxide compound and programmable to at least two resistance states; and a top electrode overlying and contacting the memory element. The plug has a first lateral dimension, and the bottom electrode has a lateral dimension parallel with the first lateral dimension of the plug that is less than the first lateral dimension.Type: GrantFiled: December 8, 2017Date of Patent: October 20, 2020Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Dai-Ying Lee, Feng-Min Lee
-
Patent number: 10763306Abstract: A resistive memory includes a semiconductor substrate, a dielectric layer, an insulating layer and a metal electrode layer. The semiconductor substrate has a top surface and a recess extending downwards into the semiconductor substrate from the top surface. The dielectric layer is disposed on the semiconductor substrate and has a first through-hole aligning the recess. The insulating layer is disposed in the first through-hole and the recess. The metal electrode layer is disposed on the insulating layer by which the metal electrode layer is isolated from the semiconductor substrate.Type: GrantFiled: July 18, 2019Date of Patent: September 1, 2020Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Po-Hao Tseng, Dai-Ying Lee, Erh-Kun Lai