Patents by Inventor Daisuke Hagishima
Daisuke Hagishima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230309304Abstract: A semiconductor memory device includes conductive layers, a semiconductor layer opposed to the conductive layers, and a gate insulating film disposed therebetween. When positions corresponding to surfaces on one and the other sides of the first conductive layer and an intermediate position thereof are respectively assumed to be a first position to a third position, when positions corresponding to surfaces on one and the other sides of the second conductive layer and an intermediate position thereof are respectively assumed to be a fourth position to a sixth position, and when lengths of the semiconductor layer at the first position to the sixth position are respectively assumed to be a first length to a sixth length, the first length to the third length are smaller than the fourth length to the sixth length, and the third length is smaller than the first length and the second length.Type: ApplicationFiled: September 7, 2022Publication date: September 28, 2023Applicant: KIOXIA CORPORATIONInventors: Masahiro KOIKE, Daisuke HAGISHIMA
-
Patent number: 11647628Abstract: According to one embodiment, a semiconductor memory device includes: a first semiconductor layer; first and second insulating layers in contact with the first semiconductor layer; a second semiconductor layer in contact with the first insulating layer; a third semiconductor layer in contact with the second insulating layer; a first conductor; a third insulating layer in contact with the first conductor; a fourth insulating layer provided between the second semiconductor layer and the third insulating layer; a first charge storage layer provided between the second semiconductor layer and the fourth insulating layer; and a fifth insulating layer provided between the second semiconductor layer and the first charge storage layer. The second semiconductor layer, the first conductor, the third to fifth insulating layers, and the first charge storage layer function as a first memory cell.Type: GrantFiled: September 10, 2020Date of Patent: May 9, 2023Assignee: Kioxia CorporationInventors: Yuta Saito, Shinji Mori, Keiji Hosotani, Daisuke Hagishima, Atsushi Takahashi
-
Patent number: 11610910Abstract: According to one embodiment, a semiconductor memory device includes first and second semiconductor layers and a first conductive layer. The first and second semiconductor layers extend in a first direction. The second semiconductor layer is stacked above the first semiconductor layer in a second direction intersecting the first direction. The first conductive layer intersects the first and second semiconductor layers and extends in the second direction. The first conductive layer includes first and second portions intersecting the first and second semiconductor layers respectively. A width of the first portion in the first direction is smaller than a width of the second portion in the first direction. A thickness of the first semiconductor layer in the second direction is larger than a thickness of the second semiconductor layer in the second direction.Type: GrantFiled: September 10, 2020Date of Patent: March 21, 2023Assignee: Kioxia CorporationInventors: Daisuke Hagishima, Fumitaka Arai, Keiji Hosotani, Masaki Kondo
-
Publication number: 20210296337Abstract: According to one embodiment, a semiconductor memory device includes first and second semiconductor layers and a first conductive layer. The first and second semiconductor layers extend in a first direction. The second semiconductor layer is stacked above the first semiconductor layer in a second direction intersecting the first direction. The first conductive layer intersects the first and second semiconductor layers and extends in the second direction. The first conductive layer includes first and second portions intersecting the first and second semiconductor layers respectively. A width of the first portion in the first direction is smaller than a width of the second portion in the first direction. A thickness of the first semiconductor layer in the second direction is larger than a thickness of the second semiconductor layer in the second direction.Type: ApplicationFiled: September 10, 2020Publication date: September 23, 2021Applicant: Kioxia CorporationInventors: Daisuke HAGISHIMA, Fumitaka ARAI, Keiji HOSOTANI, Masaki KONDO
-
Publication number: 20210296347Abstract: According to one embodiment, a semiconductor memory device includes: a first semiconductor layer; first and second insulating layers in contact with the first semiconductor layer; a second semiconductor layer in contact with the first insulating layer; a third semiconductor layer in contact with the second insulating layer; a first conductor; a third insulating layer in contact with the first conductor; a fourth insulating layer provided between the second semiconductor layer and the third insulating layer; a first charge storage layer provided between the second semiconductor layer and the fourth insulating layer; and a fifth insulating layer provided between the second semiconductor layer and the first charge storage layer. The second semiconductor layer, the first conductor, the third to fifth insulating layers, and the first charge storage layer function as a first memory cell.Type: ApplicationFiled: September 10, 2020Publication date: September 23, 2021Applicant: Kioxia CorporationInventors: Yuta SAITO, Shinji MORI, Keiji HOSOTANI, Daisuke HAGISHIMA, Atsushi TAKAHASHI
-
Patent number: 10839908Abstract: According to one embodiment, a semiconductor memory device includes: a memory string including first and second select transistors and memory cell transistors; a bit line connected to the first select transistor; word lines which are connected to gates of the memory cell transistors, respectively; first and second select gate lines which are connected to gates of the first and second select transistors, respectively; a first contact plug connected to the first select gate line; a first wiring layer provided on the first contact plug; a second contact plug connected to the second select gate line; a second wiring layer provided on the second contact plug; and a row decoder connected to the first and second wiring layers. The row decoder applies different voltages to the first select gate line and the second select gate line.Type: GrantFiled: November 22, 2019Date of Patent: November 17, 2020Assignee: Toshiba Memory CorporationInventors: Takashi Kobayashi, Yoichi Minemura, Eietsu Takahashi, Masaki Kondo, Daisuke Hagishima
-
Publication number: 20200090751Abstract: According to one embodiment, a semiconductor memory device includes: a memory string including first and second select transistors and memory cell transistors; a bit line connected to the first select transistor; word lines which are connected to gates of the memory cell transistors, respectively; first and second select gate lines which are connected to gates of the first and second select transistors, respectively; a first contact plug connected to the first select gate line; a first wiring layer provided on the first contact plug; a second contact plug connected to the second select gate line; a second wiring layer provided on the second contact plug; and a row decoder connected to the first and second wiring layers. The row decoder applies different voltages to the first select gate line and the second select gate line.Type: ApplicationFiled: November 22, 2019Publication date: March 19, 2020Applicant: Toshiba Memory CorporationInventors: Takashi KOBAYASHI, Yoichi MINEMURA, Eietsu TAKAHASHI, Masaki KONDO, Daisuke HAGISHIMA
-
Patent number: 10593691Abstract: According to one embodiment, selection gates include an extract portion, a first portion, and a second portion. A predetermined potential is transmitted from the extract portion to the first portion. The predetermined potential is transmitted from the extract portion to the second portion with a delayed time to the first portion. A threshold voltage of a first selection transistor is different from a threshold voltage of a second selection transistor. The first selection transistor includes a semiconductor body disposed in the first portion as a channel. The second selection transistor includes the semiconductor body disposed in the second portion as a channel.Type: GrantFiled: June 25, 2018Date of Patent: March 17, 2020Assignee: Toshiba Memory CorporationInventors: Yusuke Umezawa, Daisuke Hagishima, Kazunori Harada
-
Patent number: 10522227Abstract: According to one embodiment, a semiconductor memory device includes: a memory string including first and second select transistors and memory cell transistors; a bit line connected to the first select transistor; word lines which are connected to gates of the memory cell transistors, respectively; first and second select gate lines which are connected to gates of the first and second select transistors, respectively; a first contact plug connected to the first select gate line; a first wiring layer provided on the first contact plug; a second contact plug connected to the second select gate line; a second wiring layer provided on the second contact plug; and a row decoder connected to the first and second wiring layers. The row decoder applies different voltages to the first select gate line and the second select gate line.Type: GrantFiled: March 9, 2018Date of Patent: December 31, 2019Assignee: Toshiba Memory CorporationInventors: Takashi Kobayashi, Yoichi Minemura, Eietsu Takahashi, Masaki Kondo, Daisuke Hagishima
-
Patent number: 10482963Abstract: According to one embodiment, a semiconductor memory device includes a stacked body including a first stacked region, and a first structure body. The first stacked region includes first and second selection gate electrodes, first electrodes arranged in a first direction and provided between the first and second selection gate electrodes, second electrodes arranged in the first direction and provided between the second selection gate electrode and the first electrodes, and third electrodes arranged in the first direction and provided between the first electrodes and the second electrodes. A first spacing between two mutually-adjacent first electrodes is wider than a third spacing between two mutually-adjacent third electrodes. A second spacing between two mutually-adjacent second electrodes is wider than the third spacing.Type: GrantFiled: September 13, 2017Date of Patent: November 19, 2019Assignee: Toshiba Memory CorporationInventor: Daisuke Hagishima
-
Publication number: 20190296044Abstract: According to an embodiment, a semiconductor memory device includes a substrate, a stacked body and a columnar portion. The columnar portion is provided inside the stacked body and includes a semiconductor portion extending in a first direction. The columnar portion has widths having mutually-different sizes in a second direction perpendicular to the first direction. The widths include first and second widths. The first width is a width of the columnar portion positioned inside a first electrode film of lowermost layer of the electrode films. The first width is substantially the same width at positions in the first direction of the columnar portion. The second width is a width of the columnar portion positioned inside a second electrode film of the electrode films. The second width is substantially the same width at positions in the first direction of the columnar portion. The first width is smaller than the second width.Type: ApplicationFiled: September 12, 2018Publication date: September 26, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventors: Kazunori HARADA, Takuya KONNO, Daisuke HAGISHIMA
-
Publication number: 20190198517Abstract: According to one embodiment, selection gates include an extract portion, a first portion, and a second portion. A predetermined potential is transmitted from the extract portion to the first portion. The predetermined potential is transmitted from the extract portion to the second portion with a delayed time to the first portion. A threshold voltage of a first selection transistor is different from a threshold voltage of a second selection transistor. The first selection transistor includes a semiconductor body disposed in the first portion as a channel. The second selection transistor includes the semiconductor body disposed in the second portion as a channel.Type: ApplicationFiled: June 25, 2018Publication date: June 27, 2019Applicant: Toshiba Memory CorporationInventors: Yusuke Umezawa, Daisuke Hagishima, Kazunori Harada
-
Publication number: 20190088331Abstract: According to one embodiment, a semiconductor memory device includes: a memory string including first and second select transistors and memory cell transistors; a bit line connected to the first select transistor; word lines which are connected to gates of the memory cell transistors, respectively; first and second select gate lines which are connected to gates of the first and second select transistors, respectively; a first contact plug connected to the first select gate line; a first wiring layer provided on the first contact plug; a second contact plug connected to the second select gate line; a second wiring layer provided on the second contact plug; and a row decoder connected to the first and second wiring layers. The row decoder applies different voltages to the first select gate line and the second select gate line.Type: ApplicationFiled: March 9, 2018Publication date: March 21, 2019Applicant: Toshiba Memory CorporationInventors: Takashi Kobayashi, Yoichi Minemura, Eietsu Takahashi, Masaki Kondo, Daisuke Hagishima
-
Publication number: 20180277476Abstract: A semiconductor memory device includes a first electrode film, a second electrode film group composed of a plurality of electrode films provided on the first electrode film, a third electrode film group composed of a plurality of electrode films provided on the first electrode film and spaced from the second electrode film group, a semiconductor member extending in a first direction in which the first electrode film and the second electrode film group are arranged, a charge storage member provided between the first electrode film and the semiconductor member, a first conductive film connecting the plurality of electrode films of the second electrode film group to each other and a second conductive film connecting the plurality of electrode films of the third electrode film group to each other.Type: ApplicationFiled: October 17, 2017Publication date: September 27, 2018Applicant: Toshiba Memory CorporationInventor: Daisuke HAGISHIMA
-
Publication number: 20180075908Abstract: According to one embodiment, a semiconductor memory device includes a stacked body including a first stacked region, and a first structure body. The first stacked region includes first and second selection gate electrodes, first electrodes arranged in a first direction and provided between the first and second selection gate electrodes, second electrodes arranged in the first direction and provided between the second selection gate electrode and the first electrodes, and third electrodes arranged in the first direction and provided between the first electrodes and the second electrodes. A first spacing between two mutually-adjacent first electrodes is wider than a third spacing between two mutually-adjacent third electrodes. A second spacing between two mutually-adjacent second electrodes is wider than the third spacing.Type: ApplicationFiled: September 13, 2017Publication date: March 15, 2018Applicant: Toshiba Memory CorporationInventor: Daisuke HAGISHIMA
-
Publication number: 20160027512Abstract: A nonvolatile semiconductor memory device according to an embodiment includes a control unit, during the read sequence performed to an interested cell, performing a first read operation to detect that a threshold voltage of an adjacent cell is higher than a second reference voltage higher, performing a second read operation to detect that the threshold voltage of the interested cell is higher than a first reference voltage while applying a first bit line voltage to the adjacent bit line when threshold voltages of the adjacent cells are lower than the second reference voltage, and to detect that the threshold voltage of the interested cell is higher than the first reference voltage while applying a second bit line voltage higher than the first bit line voltage to the adjacent bit line when threshold voltages of the adjacent cells are higher than the second reference voltage, after the first read operation.Type: ApplicationFiled: October 27, 2014Publication date: January 28, 2016Applicant: Kabushiki Kaisha ToshibaInventors: Daisuke HAGISHIMA, Mitsutoshi Nakamura, Shigeo Kondo, Michiru Hogyoku
-
Patent number: 8981461Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a fin-type stacked layer structure in which a first insulating layer, a first semiconductor layer, . . . an n-th insulating layer, an n-th semiconductor layer, and an (n+1)-th insulating layer (n is a natural number equal to or more than 2) are stacked in order thereof in a first direction perpendicular to a surface of a semiconductor substrate and which extends in a second direction parallel to the surface of the semiconductor substrate, first to n-th memory strings which use the first to n-th semiconductor layers as channels respectively, a common semiconductor layer which combines the first to n-th semiconductor layers at first ends of the first to n-th memory strings in the second direction.Type: GrantFiled: September 19, 2012Date of Patent: March 17, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Shosuke Fujii, Daisuke Hagishima, Kiwamu Sakuma
-
Patent number: 8779502Abstract: According to one embodiment, a nonvolatile semiconductor memory includes first to n-th (n is a natural number not less than 2) semiconductor layers in a first direction and extend in a second direction, and the semiconductor layers having a stair case pattern in a first end of the second direction, a common semiconductor layer connected to the first to n-th semiconductor layers commonly in the first end of the second direction, first to n-th layer select transistors which are provided in order from the first electrode side between the first electrode and the first to n-th memory strings, and first to n-th impurity regions which make the i-th layer select transistor (i is one of 1 to n) a normally-on state in the first end of the second direction of the i-th semiconductor layer.Type: GrantFiled: December 12, 2011Date of Patent: July 15, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Kiwamu Sakuma, Atsuhiro Kinoshita, Masahiro Kiyotoshi, Daisuke Hagishima, Koichi Muraoka
-
Publication number: 20130307054Abstract: One embodiment provides a semiconductor integrated circuit, including: a substrate; a plurality of nonvolatile memory portions formed in the substrate, each including a first nonvolatile memory and a second nonvolatile memory; and a plurality of logic transistor portions formed in the substrate, each including at least one of logic transistor, wherein the logic transistors include: a first transistor which is directly connected to drains of the first and second nonvolatile memories at its gate; and a second transistor which is not directly connected to the drains of the first and second nonvolatile memories, and wherein a bottom surface of the gate of each of the logic transistors sandwiching the first and second nonvolatile memories is lower in height from a top surface of the substrate than a bottom surface of the control gate of each of the first and second nonvolatile memories.Type: ApplicationFiled: September 7, 2012Publication date: November 21, 2013Inventors: Shinichi YASUDA, Kosuke Tatsumura, Mari Matsumoto, Koichiro Zaitsu, Masato Oda, Atsuhiro Kinoshita, Daisuke Hagishima, Yoshifumi Nishi, Takahiro Kurita, Shinobu Fujita
-
Patent number: 8553464Abstract: An aspect of the present embodiment, there is provided a nonvolatile programmable logic switch including a first memory cell transistor, a second memory cell transistor, a pass transistor and a first substrate electrode applying a substrate voltage to the pass transistor, wherein a writing voltage is applied to the first wiring, a first voltage is applied to one of a second wiring and a third wiring and a second voltage which is lower than the first voltage is applied to the other of the second wiring and the third wiring, and the first substrate voltage which is higher than the second voltage and lower than the first voltage is applied to a well of the pass transistor, when data is written into the first memory cell transistor or the second memory cell transistor.Type: GrantFiled: September 22, 2011Date of Patent: October 8, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yoshifumi Nishi, Daisuke Hagishima, Shinichi Yasuda, Tetsufumi Tanamoto, Takahiro Kurita, Atsuhiro Kinoshita, Shinobu Fujita