Patents by Inventor Daisuke Hagishima
Daisuke Hagishima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8531866Abstract: A nonvolatile memory according to an embodiment includes at least one memory cell including: a variable resistance memory comprising one end connected to a first terminal, and the other end connected to a second terminal, a drive voltage being applied to the first terminal; and a diode comprising a cathode connected to the second terminal, and an anode connected to a third terminal, a ground potential being applied to the third terminal. An output of the memory cell is output from the second terminal, the output of the memory cell depends on a resistance state of the variable resistance memory.Type: GrantFiled: August 19, 2011Date of Patent: September 10, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kazutaka Ikegami, Atsuhiro Kinoshita, Daisuke Hagishima
-
Patent number: 8525251Abstract: A nonvolatile programmable logic switch according to an embodiment includes: a memory cell transistor including: a first source region and a first drain region of a second conductivity type formed at a distance from each other in a first semiconductor region of a first conductivity type; a first insulating film, a charge storage film, a second insulating film, and a control gate stacked in this order and formed on the first semiconductor region between the first source region and the first drain region; a pass transistor including: a second source region and a second drain region of a second conductivity type formed at a distance from each other in a second semiconductor region of the first conductivity type; a third insulating film, a gate electrode stacked in this order and formed on the second semiconductor region between the second source region and the second drain region, the gate electrode being electrically connected to the first drain region; and an electrode for applying a substrate bias to the firsType: GrantFiled: August 30, 2011Date of Patent: September 3, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Daisuke Hagishima, Atsuhiro Kinoshita, Kazuya Matsuzawa, Kazutaka Ikegami, Yoshifumi Nishi
-
Patent number: 8476690Abstract: A nonvolatile programmable logic switch according to an embodiment includes: a first semiconductor region of a first conductivity type and a second semiconductor region of a second conductivity type; a memory cell transistor including a first insulating film formed on the first semiconductor region, a charge storage film formed on the first insulating film, a second insulating film formed on the charge storage film, and a control gate formed on the second insulating film; a pass transistor including a third insulating film formed on the second semiconductor region, and a gate electrode formed on the third insulating film and electrically connected to the first drain region; a first electrode applying a substrate bias to the first semiconductor region, the first electrode being formed in the first semiconductor region; and a second electrode applying a substrate bias to the second semiconductor region, the second electrode being formed in the second semiconductor region.Type: GrantFiled: September 1, 2011Date of Patent: July 2, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Daisuke Hagishima, Atsuhiro Kinoshita
-
Publication number: 20120243336Abstract: An aspect of the present embodiment, there is provided a nonvolatile programmable logic switch including a first memory cell transistor, a second memory cell transistor, a pass transistor and a first substrate electrode applying a substrate voltage to the pass transistor, wherein a writing voltage is applied to the first wiring, a first voltage is applied to one of a second wiring and a third wiring and a second voltage which is lower than the first voltage is applied to the other of the second wiring and the third wiring, and the first substrate voltage which is higher than the second voltage and lower than the first voltage is applied to a well of the pass transistor, when data is written into the first memory cell transistor or the second memory cell transistor.Type: ApplicationFiled: September 22, 2011Publication date: September 27, 2012Inventors: Yoshifumi NISHI, Daisuke HAGISHIMA, Shinichi YASUDA, Tetsufumi TANAMOTO, Takahiro KURITA, Atsuhiro KINOSHITA, Shinobu FUJITA
-
Publication number: 20120139030Abstract: According to one embodiment, a nonvolatile semiconductor memory includes first to n-th (n is a natural number not less than 2) semiconductor layers in a first direction and extend in a second direction, and the semiconductor layers having a stair case pattern in a first end of the second direction, a common semiconductor layer connected to the first to n-th semiconductor layers commonly in the first end of the second direction, first to n-th layer select transistors which are provided in order from the first electrode side between the first electrode and the first to n-th memory strings, and first to n-th impurity regions which make the i-th layer select transistor (i is one of 1 to n) a normally-on state in the first end of the second direction of the i-th semiconductor layer.Type: ApplicationFiled: December 12, 2011Publication date: June 7, 2012Inventors: Kiwamu SAKUMA, Atsuhiro Kinoshita, Masahiro Kiyotoshi, Daisuke Hagishima, Koichi Muraoka
-
Publication number: 20120080739Abstract: A nonvolatile programmable logic switch according to an embodiment includes: a memory cell transistor including: a first source region and a first drain region of a second conductivity type formed at a distance from each other in a first semiconductor region of a first conductivity type; a first insulating film, a charge storage film, a second insulating film, and a control gate stacked in this order and formed on the first semiconductor region between the first source region and the first drain region; a pass transistor including: a second source region and a second drain region of a second conductivity type formed at a distance from each other in a second semiconductor region of the first conductivity type; a third insulating film, a gate electrode stacked in this order and formed on the second semiconductor region between the second source region and the second drain region, the gate electrode being electrically connected to the first drain region; and an electrode for applying a substrate bias to the firsType: ApplicationFiled: August 30, 2011Publication date: April 5, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Daisuke HAGISHIMA, Atsuhiro KINOSHITA, Kazuya MATSUZAWA, Kazutaka IKEGAMI, Yoshifumi NISHI
-
Publication number: 20120061731Abstract: A nonvolatile programmable logic switch according to an embodiment includes: a first semiconductor region of a first conductivity type and a second semiconductor region of a second conductivity type; a memory cell transistor including a first insulating film formed on the first semiconductor region, a charge storage film formed on the first insulating film, a second insulating film formed on the charge storage film, and a control gate formed on the second insulating film; a pass transistor including a third insulating film formed on the second semiconductor region, and a gate electrode formed on the third insulating film and electrically connected to the first drain region; a first electrode applying a substrate bias to the first semiconductor region, the first electrode being formed in the first semiconductor region; and a second electrode applying a substrate bias to the second semiconductor region, the second electrode being formed in the second semiconductor region.Type: ApplicationFiled: September 1, 2011Publication date: March 15, 2012Inventors: Daisuke Hagishima, Atsuhiro Kinoshita
-
Patent number: 8120090Abstract: An aging device includes a semiconductor substrate, an element isolation insulating layer which is formed in a recessed portion of the semiconductor substrate and which has an upper surface higher than an upper surface of the semiconductor substrate, first and second element regions isolated by the element isolation insulating layer, first and second diffusion layers formed in the semiconductor substrate in the first element region, a first gate insulating film formed on the semiconductor substrate between the first and second diffusion layers, a second gate insulating film formed on the semiconductor substrate in the second element region, and a floating gate electrode formed on the first and second gate insulating films and formed to extend from the first element region to the second element region. The deepest portions of the first and second diffusion layers are isolated from the element isolation insulating layer.Type: GrantFiled: September 17, 2007Date of Patent: February 21, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Daisuke Hagishima, Hiroshi Watanabe
-
Publication number: 20120026779Abstract: A nonvolatile memory according to an embodiment includes at least one memory cell including: a variable resistance memory comprising one end connected to a first terminal, and the other end connected to a second terminal, a drive voltage being applied to the first terminal; and a diode comprising a cathode connected to the second terminal, and an anode connected to a third terminal, a ground potential being applied to the third terminal. An output of the memory cell is output from the second terminal, the output of the memory cell depends on a resistance state of the variable resistance memory.Type: ApplicationFiled: August 19, 2011Publication date: February 2, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazutaka Ikegami, Atsuhiro Kinoshita, Daisuke Hagishima
-
Patent number: 7977729Abstract: An aging device according to an embodiment of the present invention includes a semiconductor substrate, first and second diffusion layers provided in a first element region, a floating gate provided above a channel region between the first and second diffusion layers, and a control gate electrode provided beside the floating gate with an interval in the lateral direction. A coupling capacitance between the floating gate and the control gate electrode is larger than a coupling capacitance between the floating gate and the semiconductor substrate.Type: GrantFiled: July 15, 2008Date of Patent: July 12, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Watanabe, Atsuhiro Kinoshita, Shigeki Kobayashi, Daisuke Hagishima
-
Publication number: 20100250223Abstract: A semiconductor circuit deterioration simulation method for a circuit including MOSFETs includes inserting a dynamic voltage source associated with a fluctuation in voltage/current characteristics into each gate terminal of a plurality of MOSFETs in series, calculating dynamic deterioration amounts of the plurality of MOSFETs by performing circuit simulation and calculating a dynamic deterioration amount, and repeating the above processing to perform the circuit deterioration simulation over the long term.Type: ApplicationFiled: January 5, 2010Publication date: September 30, 2010Inventors: Daisuke Hagishima, Kazuya Matsuzawa, Yuichiro Mitani, Shigeto Fukatsu, Kouichirou Inoue
-
Publication number: 20100224927Abstract: A NAND-type nonvolatile semiconductor memory device which suppresses write error caused by hot carriers and has improved reliability is provided. On a main plane of a semiconductor substrate, a plurality of memory cell transistors connected in series with each other, and a select gate transistor connected to an end of the plurality of memory cell transistors are arranged. A first impurity layer of a conductivity type opposite to that of the substrate is formed as a common source/drain on the semiconductor substrate between the select gate transistor and the memory cell transistor connected thereto.Type: ApplicationFiled: March 1, 2010Publication date: September 9, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takamitsu Ishihara, Daisuke Hagishima
-
Patent number: 7718490Abstract: A nonvolatile semiconductor storage device includes a semiconductor substrate; a plurality of isolation regions formed in the semiconductor substrate; an element-forming region formed between adjacent isolation regions; a first gate insulating film provided on the element-forming region; a floating gate electrode which is provided on the first gate insulating film and in which a width of a lower hem facing the element-forming region is narrower than a width of the element-forming region in a section taken in a direction perpendicular to a direction in which the isolation regions extend; a second gate insulating film provided on the floating gate electrode; and a control gate electrode provided on the second gate insulating film.Type: GrantFiled: December 30, 2008Date of Patent: May 18, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Watanabe, Atsuhiro Kinoshita, Akira Takashima, Daisuke Hagishima
-
Patent number: 7579241Abstract: A semiconductor device comprises a semiconductor substrate, an electrically rewritable semiconductor memory cell provided on the semiconductor substrate, the memory cell comprising an island semiconductor portion provided on the surface of the semiconductor substrate or above the semiconductor substrate, a first insulating film provided on a top surface of the island semiconductor portion, a second insulating film provided on a side surface of the island semiconductor portion and being smaller in thickness than the first insulating film, and a charge storage layer provided on the side surface of the island semiconductor portion with the second insulating film interposed therebetween and on a side surface of the first insulating film, a third insulating film provided on the charge storage layer, and a control gate electrode provided on the third insulating film.Type: GrantFiled: April 25, 2007Date of Patent: August 25, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Katsuhiko Hieda, Daisuke Hagishima
-
Publication number: 20090186474Abstract: A nonvolatile semiconductor storage device includes a semiconductor substrate; a plurality of isolation regions formed in the semiconductor substrate; an element-forming region formed between adjacent isolation regions; a first gate insulating film provided on the element-forming region; a floating gate electrode which is provided on the first gate insulating film and in which a width of a lower hem facing the element-forming region is narrower than a width of the element-forming region in a section taken in a direction perpendicular to a direction in which the isolation regions extend; a second gate insulating film provided on the floating gate electrode; and a control gate electrode provided on the second gate insulating film.Type: ApplicationFiled: December 30, 2008Publication date: July 23, 2009Applicant: Kabushiki Kaisha ToshibaInventors: Hiroshi Watanabe, Atsuhiro Kinoshita, Akira Takashima, Daisuke Hagishima
-
Patent number: 7489006Abstract: A nonvolatile semiconductor storage device includes a semiconductor substrate; a plurality of isolation regions formed in the semiconductor substrate; an element-forming region formed between adjacent isolation regions; a first gate insulating film provided on the element-forming region; a floating gate electrode which is provided on the first gate insulating film and in which a width of a lower hem facing the element-forming region is narrower than a width of the element-forming region in a section taken in a direction perpendicular to a direction in which the isolation regions extend; a second gate insulating film provided on the floating gate electrode; and a control gate electrode provided on the second gate insulating film.Type: GrantFiled: September 13, 2005Date of Patent: February 10, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Watanabe, Atsuhiro Kinoshita, Akira Takashima, Daisuke Hagishima
-
Publication number: 20090020803Abstract: An aging device according to an embodiment of the present invention includes a semiconductor substrate, first and second diffusion layers provided in a first element region, a floating gate provided above a channel region between the first and second diffusion layers, and a control gate electrode provided beside the floating gate with an interval in the lateral direction. A coupling capacitance between the floating gate and the control gate electrode is larger than a coupling capacitance between the floating gate and the semiconductor substrate.Type: ApplicationFiled: July 15, 2008Publication date: January 22, 2009Inventors: Hiroshi Watanabe, Atsuhiro Kinoshita, Shigeki Kobayashi, Daisuke Hagishima
-
Publication number: 20080079057Abstract: An aging device includes a semiconductor substrate, an element isolation insulating layer which is formed in a recessed portion of the semiconductor substrate and which has an upper surface higher than an upper surface of the semiconductor substrate, first and second element regions isolated by the element isolation insulating layer, first and second diffusion layers formed in the semiconductor substrate in the first element region, a first gate insulating film formed on the semiconductor substrate between the first and second diffusion layers, a second gate insulating film formed on the semiconductor substrate in the second element region, and a floating gate electrode formed on the first and second gate insulating films and formed to extend from the first element region to the second element region. The deepest portions of the first and second diffusion layers are isolated from the element isolation insulating layer.Type: ApplicationFiled: September 17, 2007Publication date: April 3, 2008Inventors: Daisuke Hagishima, Hiroshi Watanabe
-
Publication number: 20070287245Abstract: A semiconductor device comprises a semiconductor substrate, an electrically rewritable semiconductor memory cell provided on the semiconductor substrate, the memory cell comprising an island semiconductor portion provided on the surface of the semiconductor substrate or above the semiconductor substrate, a first insulating film provided on a top surface of the island semiconductor portion, a second insulating film provided on a side surface of the island semiconductor portion and being smaller in thickness than the first insulating film, and a charge storage layer provided on the side surface of the island semiconductor portion with the second insulating film interposed therebetween and on a side surface of the first insulating film, a third insulating film provided on the charge storage layer, and a control gate electrode provided on the third insulating film.Type: ApplicationFiled: April 25, 2007Publication date: December 13, 2007Inventors: Katsuhiko Hieda, Daisuke Hagishima
-
Publication number: 20070158699Abstract: A semiconductor device includes a semiconductor substrate, a first and second semiconductor regions formed on the semiconductor substrate insulated and separated from each other, a gate dielectric film formed on the substrate to overlap the first and second semiconductor regions, a floating gate electrode formed on the gate dielectric film and in which a coupling capacitance of the first semiconductor region is larger than that of the second semiconductor region, first source and drain layers formed on the first semiconductor region to interpose the floating gate electrode therebetween, a first and second wiring lines connected to the first source and drain layers, respectively, second source and drain layers formed on the second semiconductor region to interpose the floating gate electrode therebetween, and a third wiring line connected to the second source and drain layers in common.Type: ApplicationFiled: October 4, 2006Publication date: July 12, 2007Inventors: Hiroshi Watanabe, Daisuke Hagishima