Patents by Inventor Daisuke Uchida

Daisuke Uchida has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20220183811
    Abstract: Provided is a technology that allows estrus of a sow to be accurately determined without relying on experience or in intuition of an observer. An estrus determination device for a sow includes a measurement unit that measures, per unit time, a frequency of standing up and lying down of a sow raised in a stall and a determination unit that determines estrus of the sow on the basis of a plurality of frequencies repetitively measured by the measurement unit over a set given period.
    Type: Application
    Filed: March 4, 2022
    Publication date: June 16, 2022
    Inventors: Shin SUKEGAWA, Daisuke UCHIDA, Masaki OKUDA, Tatsuki YOSHIDA, Naoki MORITA, Yusuke OSHIRO
  • Publication number: 20220113907
    Abstract: A memory system includes a nonvolatile memory that stores table data and a memory controller for writing and reading data to and from the nonvolatile memory. The memory controller includes a volatile memory that can be in either a retention state during which power is supplied thereto or a power down state during which the power supplied thereto is cut off, a timer that measures elapsed time starting from when the memory system transitions to the low power state, and a register in which previously measured elapsed times are stored, and in which a current measured elapsed time is stored when the memory system wakes up from the low power state. The controller controls the transitioning of the volatile memory from the retention state to the power down state, if the measured elapsed time is greater than a threshold value, which is calculated based on the previously measured elapsed times.
    Type: Application
    Filed: February 25, 2021
    Publication date: April 14, 2022
    Inventors: Tasuku KOBAYASHI, Daisuke UCHIDA, Michita FUJII
  • Publication number: 20220077940
    Abstract: An electronic apparatus includes a processor configured to determine, among first wireless communication apparatuses arranged at first positions in an environment, a second wireless communication apparatus and a third wireless communication apparatus based on a fault to be detected in the environment, the third wireless apparatus measuring first information associated with propagation of a radio wave with the second wireless communication apparatus.
    Type: Application
    Filed: February 26, 2021
    Publication date: March 10, 2022
    Applicant: KABUSHIKI KAISHA TOSHIBA
    Inventors: Takafumi SAKAMOTO, Daisuke UCHIDA
  • Patent number: 11147025
    Abstract: According to one embodiment, an electronic apparatus includes receiver circuitry, transmitter circuitry, and processor circuitry. The receiver circuitry receives a first signal including first data via a first frequency band. The transmitter circuitry starts transmission of a second signal via at least a part of the first frequency band. The processor circuitry reduces interference caused by the second signal to receive the first signal. The processor circuitry increases a power of the second signal until reducing the interference becomes stable for the first time since the transmitter circuitry has started transmission of the second signal.
    Type: Grant
    Filed: September 3, 2019
    Date of Patent: October 12, 2021
    Assignee: KABUSHIKI KAISHA TOSHIBA
    Inventors: Daiki Yoda, Koji Akita, Daisuke Uchida, Tamio Kawaguchi
  • Patent number: 11133082
    Abstract: The non-volatile semiconductor memory device comprises a non-volatile semiconductor memory, a controller for controlling the non-volatile semiconductor memory, the controller includes a reset terminal capable of receiving a reset signal from a host, an interface circuit capable of receiving a sleep command, and a data storing circuit, when the reset signal is received in a state which the interface circuit is being supplied with power, the data storing circuit is reset, when a sleep command is received in a state which the interface circuit is being supplied with power, the data necessary for communication with the host or the non-volatile semiconductor memory device is stored into the data storing circuit and power to the interface circuit is interrupted and when the reset signal is received in a state which power to the interface circuit is interrupted, the data is read from the data storing circuit.
    Type: Grant
    Filed: March 10, 2020
    Date of Patent: September 28, 2021
    Assignee: Kioxia Corporation
    Inventor: Daisuke Uchida
  • Patent number: 11122370
    Abstract: A glass sheet composite includes at least two sheets and a liquid layer held between the two sheets, and at least one of the two sheets being a glass sheet. In the glass sheet composite, the two sheets have been disposed so that an edge surface of one of the two sheets and an edge surface of the other sheet are not flush with each other to constitute a step portion having a stair-like shape in a cross-sectional view, and the glass sheet composite further comprising a seal material provided to the step portion to seal up at least the liquid layer.
    Type: Grant
    Filed: August 23, 2019
    Date of Patent: September 14, 2021
    Assignee: AGC Inc.
    Inventors: Jun Akiyama, Shinya Tahara, Daisuke Uchida, Kento Sakurai
  • Publication number: 20210271411
    Abstract: A memory controller that controls a nonvolatile memory in response to commands from a host includes a normal transfer queue and a priority transfer queue, a transfer packet priority determination unit, a transfer queue selector, and a transfer packet selector. The transfer packet priority determination unit determines whether a transfer packet is a priority packet based on transmission information of the transfer packet. The transfer queue selector selects the priority transfer queue and stores the transfer packet in the priority transfer queue if the transfer packet is determined as a priority packet, and selects the normal transfer queue and stores the transfer packet in the normal transfer queue if the transfer packet is not determined as a priority packet. The transfer packet selector transfers to the host a priority packet stored in the priority transfer queue preferentially with respect to a normal packet stored in the normal transfer queue.
    Type: Application
    Filed: May 14, 2021
    Publication date: September 2, 2021
    Inventor: Daisuke UCHIDA
  • Patent number: 11042321
    Abstract: A memory controller that controls a nonvolatile memory in response to commands from a host, includes a normal transfer queue and a priority transfer queue, a transfer packet priority determination unit, a transfer queue selector, and a transfer packet selector. The transfer packet priority determination unit determines whether a transfer packet is a priority packet based on transmission information of the transfer packet. The transfer queue selector selects the priority transfer queue and stores the transfer packet in the priority transfer queue when the transfer packet is determined as the priority packet, and selects the normal transfer queue and stores the transfer packet in the normal transfer queue when the transfer packet is not determined as the priority packet. The transfer packet selector transfers to a host a priority packet stored in the priority transfer queue preferentially with respect to a normal packet stored in the normal transfer queue.
    Type: Grant
    Filed: August 27, 2019
    Date of Patent: June 22, 2021
    Assignee: TOSHIBA MEMORY CORPORATION
    Inventor: Daisuke Uchida
  • Publication number: 20210127452
    Abstract: According to one embodiment, an electronic apparatus includes a transmitter and a processor. The transmitter transmits a signal to a first electronic apparatus with one of patterns including at least a first pattern which is a first order and which uses first to n-th frequency bands in first to n-th periods and a second pattern which is a second order different from the first order and which uses the first to n-th frequency bands in the first to n-th periods, where n is an integer greater than or equal to two. The processor switches a pattern to be used among the patterns in accordance with a communication situation.
    Type: Application
    Filed: September 8, 2020
    Publication date: April 29, 2021
    Applicant: KABUSHIKI KAISHA TOSHIBA
    Inventors: Daisuke UCHIDA, Koji AKITA, Takafumi SAKAMOTO
  • Patent number: 10989780
    Abstract: According to one embodiment, a magnetic resonance imaging system includes a magnetic resonance imaging apparatus and a receiving coil unit. The apparatus includes first circuitry which transmits an RF pulse based on a first clock. The coil unit includes clock generating circuitry, a receiving coil and first conversion circuitry. The clock generating circuitry generates a second clock. The first conversion circuitry samples a magnetic resonance signal in accordance with the second clock. The coil unit further includes generation circuitry which generates shift information regarding a difference between the first clock and the second clock, and shift correction circuitry which corrects the sampled magnetic resonance signal by using the shift information.
    Type: Grant
    Filed: July 16, 2018
    Date of Patent: April 27, 2021
    Assignee: Canon Medical Systems Corporation
    Inventors: Daisuke Uchida, Koji Akita
  • Publication number: 20210012854
    Abstract: The non-volatile semiconductor memory device comprises a non-volatile semiconductor memory, a controller for controlling the non-volatile semiconductor memory, the controller includes a reset terminal capable of receiving a reset signal from a host, an interface circuit capable of receiving a sleep command, and a data storing circuit, when the reset signal is received in a state which the interface circuit is being supplied with power, the data storing circuit is reset, when a sleep command is received in a state which the interface circuit is being supplied with power, the data necessary for communication with the host or the non-volatile semiconductor memory device is stored into the data storing circuit and power to the interface circuit is interrupted and when the reset signal is received in a state which power to the interface circuit is interrupted, the data is read from the data storing circuit.
    Type: Application
    Filed: March 10, 2020
    Publication date: January 14, 2021
    Applicant: Kioxia Corporation
    Inventor: Daisuke UCHIDA
  • Patent number: 10823796
    Abstract: According to one embodiment, a magnetic resonance imaging apparatus includes processing circuitry. The processing circuitry acquires a B1 sensitivity map of an imaging region that includes a subject. The processing circuitry sets a reference value in the B1 sensitivity map. The processing circuitry estimates an error generated when calculating a B1 map setting value based on the B1 sensitivity map, by using the reference value and the B1 sensitivity map. The processing circuitry calculates an amplitude and a phase of an RF pulse based on the error.
    Type: Grant
    Filed: October 30, 2018
    Date of Patent: November 3, 2020
    Assignee: Canon Medical Systems Corporation
    Inventors: Koji Akita, Daisuke Uchida
  • Publication number: 20200285413
    Abstract: A memory controller that controls a nonvolatile memory in response to commands from a host, includes a normal transfer queue and a priority transfer queue, a transfer packet priority determination unit, a transfer queue selector, and a transfer packet selector. The transfer packet priority determination unit determines whether a transfer packet is a priority packet based on transmission information of the transfer packet. The transfer queue selector selects the priority transfer queue and stores the transfer packet in the priority transfer queue when the transfer packet is determined as the priority packet, and selects the normal transfer queue and stores the transfer packet in the normal transfer queue when the transfer packet is not determined as the priority packet. The transfer packet selector transfers to a host a priority packet stored in the priority transfer queue preferentially with respect to a normal packet stored in the normal transfer queue.
    Type: Application
    Filed: August 27, 2019
    Publication date: September 10, 2020
    Inventor: Daisuke UCHIDA
  • Patent number: 10743783
    Abstract: A pulse wave analysis apparatus including a memory, and a processor coupled to the memory and the processor configured to execute a process, the process including extracting, from each of a plurality of captured images of a subject, a plurality of image areas corresponding to each of a plurality of parts of the subject respectively, generating pieces of waveform data corresponding to the plurality of parts based on an image analysis for the plurality of image areas, each of the pieces of waveform data indicating a pulse wave of the subject, calculating a first matching degree between the pieces of waveform data, and determining whether a noise is included in the pieces of waveform data based on the first matching degree.
    Type: Grant
    Filed: May 14, 2018
    Date of Patent: August 18, 2020
    Assignee: FUJITSU LIMITED
    Inventors: Tatsuya Mori, Daisuke Uchida, Kazuho Maeda, Akihiro Inomata
  • Publication number: 20200229108
    Abstract: According to one embodiment, an electronic apparatus includes receiver circuitry, transmitter circuitry, and processor circuitry. The receiver circuitry receives a first signal including first data via a first frequency band. The transmitter circuitry starts transmission of a second signal via at least a part of the first frequency band. The processor circuitry reduces interference caused by the second signal to receive the first signal. The processor circuitry increases a power of the second signal until reducing the interference becomes stable for the first time since the transmitter circuitry has started transmission of the second signal.
    Type: Application
    Filed: September 3, 2019
    Publication date: July 16, 2020
    Applicant: KABUSHIKI KAISHA TOSHIBA
    Inventors: Daiki YODA, Koji AKITA, Daisuke UCHIDA, Tamio KAWAGUCHI
  • Publication number: 20200223187
    Abstract: A glass sheet composite includes a first glass sheet, a second sheet disposed opposite the first glass sheet, and a liquid layer formed by sealing up a liquid between the first glass sheet and the second sheet, in which the glass sheet composite has a plurality of vibration areas that are independent of each other in a plan view. The glass sheet composite is a diaphragm including at least one vibrator disposed on one side or both sides of the glass sheet composite. The glass sheet composite enables independent vibration at each of the vibration areas, and enables not only stereophonic or multiphonic reproduction but also local reproduction to be performed along with images. Since the diaphragm includes a vibrator, this diaphragm is excellent in sound reproduction.
    Type: Application
    Filed: March 18, 2020
    Publication date: July 16, 2020
    Applicant: AGC Inc.
    Inventors: Kento SAKURAI, Jun AKIYAMA, Daisuke UCHIDA, Shinya TAHARA
  • Patent number: 10684334
    Abstract: According to one embodiment, a magnetic resonance imaging apparatus includes processing circuitry. The processing circuitry calculates inverse characteristics of a B1 sensitivity map in an imaging area of a subject. The processing circuitry fits a multi-degree polynomial function to the inverse characteristics of the B1 sensitivity map. The processing circuitry calculates positions in k-space, amplitudes and phases of a plurality of RF pulses by associating the polynomial function fit to the inverse characteristics with a relational expression between the RF pulses and k-space. The processing circuitry controls application of the RF pulses in accordance with the positions, the amplitudes and the phases. The polynomial function and the relational expression have equal degrees.
    Type: Grant
    Filed: April 20, 2018
    Date of Patent: June 16, 2020
    Assignee: Canon Medical Systems Corporation
    Inventors: Daisuke Uchida, Koji Akita
  • Patent number: 10513999
    Abstract: An engine controller according to one aspect of the invention is applied to a cylinder injection engine including a fuel injection valve that directly injects fuel into a cylinder. The engine controller determines whether knocking is occurring based on a signal from a knocking sensor. When the knocking is occurring, the engine controller performs partial lift fuel injection at a predetermined timing close to an ignition timing. The partial lift fuel injection is performed with a lift amount of a valve body of the fuel injection valve limited within a range between a minimum lift amount (0) and a partial lift amount, which is smaller than a maximum lift amount.
    Type: Grant
    Filed: September 2, 2014
    Date of Patent: December 24, 2019
    Assignee: Toyota Jidosha Kabushiki Kaisha
    Inventors: Daisuke Uchida, Motonari Yarino, Susumu Hashimoto
  • Publication number: 20190387322
    Abstract: A glass sheet composite includes at least two sheets and a liquid layer held between the two sheets, and at least one of the two sheets being a glass sheet. In the glass sheet composite, the two sheets have been disposed so that an edge surface of one of the two sheets and an edge surface of the other sheet are not flush with each other to constitute a step portion having a stair-like shape in a cross-sectional view, and the glass sheet composite further comprising a seal material provided to the step portion to seal up at least the liquid layer.
    Type: Application
    Filed: August 23, 2019
    Publication date: December 19, 2019
    Applicant: AGC Inc.
    Inventors: Jun AKIYAMA, Shinya TAHARA, Daisuke UCHIDA, Kento SAKURAI
  • Patent number: 10358999
    Abstract: An engine controller according to one aspect of the invention is applied to a cylinder injection engine including a fuel injection valve that directly injects fuel into a cylinder. The engine controller determines whether knocking is occurring based on a signal from a knocking sensor. When the knocking is occurring, the engine controller performs partial lift fuel injection at a predetermined timing close to an ignition timing. The partial lift fuel injection is performed with a lift amount of a valve body of the fuel injection valve limited within a range between a minimum lift amount (0) and a partial lift amount, which is smaller than a maximum lift amount.
    Type: Grant
    Filed: September 2, 2014
    Date of Patent: July 23, 2019
    Assignee: Toyota Jidosha Kabushiki Kaisha
    Inventors: Daisuke Uchida, Motonari Yarino, Susumu Hashimoto