Patents by Inventor Dale J. McQuirk
Dale J. McQuirk has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9909934Abstract: A determination is made if a temperature of a system has exceeded a hot threshold or a cold threshold. At room temperature, a first adjustment is determined for first nominal settings. The first nominal settings are for a first input to a first comparator. At room temperature, a second adjustment is determined for second nominal settings. The second nominal settings are for a first input to a second comparator. The temperature is monitored, during normal operation of the system, using a temperature dependent voltage with the first comparator adjusted with the first adjustment and second comparator adjusted with the second adjustment.Type: GrantFiled: February 28, 2014Date of Patent: March 6, 2018Assignee: NXP USA, Inc.Inventors: Jose A. Camarena, Khoi B. Mai, Dale J. McQuirk
-
Patent number: 9703303Abstract: A voltage regulation system includes a voltage regulator configured to output a control signal indicating whether a voltage based on output of the voltage regulator is lower than a specified value. A charge pump is configured to output a voltage and a charging current. A pump monitor is configured to receive the control signal and the output voltage of the charge pump, and activate the charge pump when the control signal indicates the voltage based on output of the voltage regulator is lower than a specified value and the output voltage of the charge pump is lower than a threshold value.Type: GrantFiled: April 25, 2014Date of Patent: July 11, 2017Assignee: NXP USA, Inc.Inventors: Miten H. Nagda, Jose A. Camarena, Dale J. McQuirk
-
Patent number: 9569641Abstract: A processing system includes a processor and a temperature security module coupled to provide a temperature tamper signal to the processor. The temperature security module includes a shelf mode trim value, an operating mode trim value, and a programmable temperature trim value. One of the programmable temperature trim value, the shelf mode trim value, and the operating mode trim value, is used based on a deployment mode of the processing system to set a temperature monitor trim value.Type: GrantFiled: March 24, 2015Date of Patent: February 14, 2017Assignee: NXP USA, INC.Inventors: Mohit Arora, Prashant Bhargava, Simon J. Gallimore, Dale J. McQuirk, Charles E. Seaberg
-
Publication number: 20160283751Abstract: A processing system includes a processor and a temperature security module coupled to provide a temperature tamper signal to the processor. The temperature security module includes a shelf mode trim value, an operating mode trim value, and a programmable temperature trim value. One of the programmable temperature trim value, the shelf mode trim value, and the operating mode trim value, is used based on a deployment mode of the processing system to set a temperature monitor trim value.Type: ApplicationFiled: March 24, 2015Publication date: September 29, 2016Inventors: MOHIT ARORA, Prashant Bhargava, Simon J. Gallimore, Dale J. McQuirk, Charles E. Seaberg
-
Patent number: 9306543Abstract: A tunable clock circuit has a dual overlapping digital to analog converter (DAC) and an oscillator. The dual overlapping DAC provides a first output selectable with a first resolution and a second output selectable with a second resolution. The first resolution is different from the second resolution. The oscillator has a first input coupled to the first output of the dual overlapping DAC, a second input coupled to the second output of the dual overlapping DAC, and an output providing a clock output signal.Type: GrantFiled: January 7, 2014Date of Patent: April 5, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Dale J. McQuirk, Michael T. Berens
-
Patent number: 9214928Abstract: A clock doubler circuit includes a filtering circuit. The filtering circuit includes a first input to receive a first clock signal, a first output to provide a second clock signal, and a second output to provide a third clock signal. The third clock signal is a complementary signal to the second clock signal. The first clock signal, the second clock signal, and the third clock signal are at a first clock frequency. The second clock signal is a low pass filtered version of the first clock signal. The clock doubler circuit includes a frequency doubling circuit. The frequency doubling circuit includes a first input to receive the second clock signal and a second input to receive the third clock signal. The frequency doubling circuit includes an output node. The output node provides a fourth clock signal at a second clock frequency that is twice the first clock frequency.Type: GrantFiled: January 31, 2014Date of Patent: December 15, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Michael T. Berens, Dale J. McQuirk
-
Publication number: 20150309518Abstract: A voltage regulation system includes a voltage regulator configured to output a control signal indicating whether a voltage based on output of the voltage regulator is lower than a specified value. A charge pump is configured to output a voltage and a charging current. A pump monitor is configured to receive the control signal and the output voltage of the charge pump, and activate the charge pump when the control signal indicates the voltage based on output of the voltage regulator is lower than a specified value and the output voltage of the charge pump is lower than a threshold value.Type: ApplicationFiled: April 25, 2014Publication date: October 29, 2015Inventors: MITEN H. NAGDA, JOSE A. CAMARENA, DALE J. MCQUIRK
-
Publication number: 20150247764Abstract: A determination is made if a temperature of a system has exceeded a hot threshold or a cold threshold. At room temperature, a first adjustment is determined for first nominal settings. The first nominal settings are for a first input to a first comparator. At room temperature, a second adjustment is determined for second nominal settings. The second nominal settings are for a first input to a second comparator. The temperature is monitored, during normal operation of the system, using a temperature dependent voltage with the first comparator adjusted with the first adjustment and second comparator adjusted with the second adjustment.Type: ApplicationFiled: February 28, 2014Publication date: September 3, 2015Inventors: JOSE A. CAMARENA, Khoi B. Mai, Dale J. McQuirk
-
Publication number: 20150222253Abstract: A clock doubler circuit includes a filtering circuit. The filtering circuit includes a first input to receive a first clock signal, a first output to provide a second clock signal, and a second output to provide a third clock signal. The third clock signal is a complementary signal to the second clock signal. The first clock signal, the second clock signal, and the third clock signal are at a first clock frequency. The second clock signal is a low pass filtered version of the first clock signal. The clock doubler circuit includes a frequency doubling circuit. The frequency doubling circuit includes a first input to receive the second clock signal and a second input to receive the third clock signal. The frequency doubling circuit includes an output node. The output node provides a fourth clock signal at a second clock frequency that is twice the first clock frequency.Type: ApplicationFiled: January 31, 2014Publication date: August 6, 2015Inventors: MICHAEL T. BERENS, Dale J. McQuirk
-
Publication number: 20150194949Abstract: A tunable clock circuit has a dual overlapping digital to analog converter (DAC) and an oscillator. The dual overlapping DAC provides a first output selectable with a first resolution and a second output selectable with a second resolution. The first resolution is different from the second resolution. The oscillator has a first input coupled to the first output of the dual overlapping DAC, a second input coupled to the second output of the dual overlapping DAC, and an output providing a clock output signal.Type: ApplicationFiled: January 7, 2014Publication date: July 9, 2015Inventors: DALE J. MCQUIRK, Michael T. Berens
-
Patent number: 8981857Abstract: A timer to provide pulses at a comparator output wherein a frequency of the pulses is dependent on temperature, wherein providing each pulse includes biasing a first input of the comparator at a voltage and operating a transistor in a subthreshold region of operation to change the voltage of the first input of a comparator at a rate dependent upon temperature. The output of the comparator changes state when the voltage of the first input crosses a voltage of a second input of the comparator.Type: GrantFiled: November 15, 2012Date of Patent: March 17, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Dale J. McQuirk, Michael T. Berens, Miten H. Nagda
-
Patent number: 8841892Abstract: An IC provides tracking between multiple regulated voltages. The IC includes, a voltage reference circuit, a voltage multiplier circuit, and first and second voltage regulator circuits. The voltage reference circuit generates a first reference voltage. The first voltage regulator circuit generates, at a first terminal of a first output transistor, a first regulated voltage that is based on the first reference voltage. The voltage multiplier circuit generates a second reference voltage from an equivalent of the first reference voltage. The second voltage regulator circuit generates, at a first terminal of a second output transistor, a second regulated voltage that is based on the second reference voltage. At least one terminal of the second output transistor is capacitively coupled to the first terminal of the first output transistor.Type: GrantFiled: November 27, 2012Date of Patent: September 23, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Miten H. Nagda, Dale J. McQuirk
-
Publication number: 20140145691Abstract: An IC provides tracking between multiple regulated voltages. The IC includes, a voltage reference circuit, a voltage multiplier circuit, and first and second voltage regulator circuits. The voltage reference circuit generates a first reference voltage. The first voltage regulator circuit generates, at a first terminal of a first output transistor, a first regulated voltage that is based on the first reference voltage. The voltage multiplier circuit generates a second reference voltage from an equivalent of the first reference voltage. The second voltage regulator circuit generates, at a first terminal of a second output transistor, a second regulated voltage that is based on the second reference voltage. At least one terminal of the second output transistor is capacitively coupled to the first terminal of the first output transistor.Type: ApplicationFiled: November 27, 2012Publication date: May 29, 2014Inventors: MITEN H. NAGDA, DALE J. MCQUIRK
-
Publication number: 20140132240Abstract: A timer to provide pulses at a comparator output wherein a frequency of the pulses is dependent on temperature, wherein providing each pulse includes biasing a first input of the comparator at a voltage and operating a transistor in a subthreshold region of operation to change the voltage of the first input of a comparator at a rate dependent upon temperature. The output of the comparator changes state when the voltage of the first input crosses a voltage of a second input of the comparator.Type: ApplicationFiled: November 15, 2012Publication date: May 15, 2014Inventors: DALE J. MCQUIRK, MICHAEL T. BERENS, MITEN H. NAGDA
-
Patent number: 8638135Abstract: An integrated circuit includes first and second transistors, a switch, and a power-on reset (POR) circuit. The first transistor has a first current electrode, a second current electrode, and a control electrode. The second transistor has a first current electrode coupled to the second current electrode of the first transistor, a second current electrode, and a control electrode. The switch is for coupling the first and second transistors to receive a power supply voltage in response to an asserted bias control signal. The POR circuit has a latch-up detection circuit coupled to receive the power supply voltage and to a control terminal of the switch. The latch-up detection circuit is for detecting a low voltage condition of the power supply voltage, and in response, deasserting the bias control signal to decouple the first and second transistors from the power supply voltage.Type: GrantFiled: October 13, 2011Date of Patent: January 28, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Jose A. Camarena, Dale J. McQuirk, Miten H. Nagda
-
Patent number: 8624653Abstract: A device includes a comparator, and a selection circuit coupled to the inputs of the comparator. The selection circuit receives reference voltages and a variable voltage. In a normal operation mode, the selection circuit provides the variable voltage and a selected reference voltage to the comparator and the comparator provides an indication based on the variable voltage. In a test mode, the selection circuit provides a first selected reference voltage and a second selected reference voltage to the comparator for determining a switching offset voltage of the comparator.Type: GrantFiled: June 15, 2011Date of Patent: January 7, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Miten H. Nagda, Dale J. McQuirk
-
Patent number: 8456784Abstract: An overvoltage protection circuit may include a reference voltage generator, a trigger circuit, and a clamping device. The reference voltage generator is for providing a reference voltage that is relatively constant during a powered EOS/ESD event. The trigger circuit is coupled to receive the reference voltage and a power supply voltage. The trigger circuit is for comparing the reference voltage to the power supply voltage. In response to detecting that the power supply voltage is above the reference voltage, the trigger circuit provides a trigger signal having a voltage proportional to a voltage level of the overvoltage event. The clamping device is coupled between a first power supply terminal and a second power supply terminal. The clamping device is for providing a current path between the first and second power supply terminals in response to the trigger signal.Type: GrantFiled: May 3, 2010Date of Patent: June 4, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Michael A. Stockinger, Chris C. Dao, Dale J. McQuirk
-
Publication number: 20130093486Abstract: An integrated circuit includes first and second transistors, a switch, and a power-on reset (POR) circuit. The first transistor has a first current electrode, a second current electrode, and a control electrode. The second transistor has a first current electrode coupled to the second current electrode of the first transistor, a second current electrode, and a control electrode. The switch is for coupling the first and second transistors to receive a power supply voltage in response to an asserted bias control signal. The POR circuit has a latch-up detection circuit coupled to receive the power supply voltage and to a control terminal of the switch. The latch-up detection circuit is for detecting a low voltage condition of the power supply voltage, and in response, deasserting the bias control signal to decouple the first and second transistors from the power supply voltage.Type: ApplicationFiled: October 13, 2011Publication date: April 18, 2013Inventors: JOSE A. CAMARENA, DALE J. MCQUIRK, MITEN H. NAGDA
-
Publication number: 20120319735Abstract: A device includes a comparator, and a selection circuit coupled to the inputs of the comparator. The selection circuit receives reference voltages and a variable voltage. In a normal operation mode, the selection circuit provides the variable voltage and a selected reference voltage to the comparator and the comparator provides an indication based on the variable voltage. In a test mode, the selection circuit provides a first selected reference voltage and a second selected reference voltage to the comparator for determining a switching offset voltage of the comparator.Type: ApplicationFiled: June 15, 2011Publication date: December 20, 2012Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Miten H. Nagda, Dale J. McQuirk
-
Patent number: 8278960Abstract: A measurement circuit and method for measuring a quiescent current of a circuit under test are provided. The measurement circuit comprises: a comparator having a first input terminal for receiving a reference voltage, a second input terminal coupled to the circuit under test, and an output terminal; a current source having a first terminal coupled to a first power supply voltage terminal, and a second terminal for providing a current to the circuit under test; a first switch having a first terminal coupled to the second terminal of the current source, a second terminal coupled to the circuit under test, and a control terminal coupled to the output terminal of the comparator; and a first counter having a first input terminal coupled to the output terminal of the comparator, a second input terminal for receiving a clock signal, and an output terminal for providing a first counter value associated with the quiescent current.Type: GrantFiled: June 19, 2009Date of Patent: October 2, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Dale J. McQuirk, Michael T. Berens, James R. Feddeler