Patents by Inventor Daniel Gruber
Daniel Gruber has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11038516Abstract: An apparatus and method for analog-to-digital conversion. The apparatus includes a first analog-to-digital converter (ADC), a second ADC, and a calibration unit. The first ADC is configured to sample an input analog signal at a first sampling frequency. The second ADC is configured to sample the input analog signal at a second sampling frequency. The second sampling frequency is a fraction of the first sampling frequency. The calibration unit is configured to correct a distortion incurred in an output of the first ADC based on an output of the second ADC. The first ADC may be a time-interleaved ADC. The second ADC may be an extra sub-ADC of the time-interleaved ADC. The second ADC may be configured to sample the input analog signal at random sampling phases. A dithering noise may be added to the input analog signal of the second ADC. The calibration unit may be a non-linear equalizer.Type: GrantFiled: May 29, 2020Date of Patent: June 15, 2021Assignee: Intel CorporationInventors: Kameran Azadet, Ramon Sanchez, Albert Molina, Martin Clara, Daniel Gruber, Matteo Camponeschi
-
Patent number: 10965308Abstract: A digital-to-analog converter comprises a plurality of first digital-to-analog converter cells configured to generate a first analog signal based on first digital data, wherein the first digital-to-analog converter cells of the plurality of first digital-to-analog converter cells are coupled to a first output node for coupling to a first load. Further, the digital-to-analog converter comprises a plurality of second digital-to-analog converter cells configured to generate one or more second analog signals based on second digital data, wherein the second digital-to-analog converter cells of the plurality of second digital-to-analog converter cells are coupled to one or more second output nodes, and wherein the plurality of first digital-to-analog converter cells and the plurality of second digital-to-analog converter cells are coupled to a power supply node for coupling to a mutual power supply.Type: GrantFiled: June 26, 2020Date of Patent: March 30, 2021Assignee: Intel CorporationInventors: Daniel Gruber, Martin Clara, Michael Kalcher
-
Patent number: 10938404Abstract: A digital-to-analog converter is provided. The digital-to-analog converter comprises an input configured to receiving a first digital control code for controlling a plurality of digital-to-analog converter cells. Further, the digital-to-analog converter comprises a code converter circuit configured to converter the first digital control code to a second digital control code. Further, the digital-to-analog converter comprises a shift code generation circuit configured to generate a shift code based on a code difference between the first digital control code and a third digital control code. The digital-to-analog converter additionally comprises a bit-shifter circuit configured to bit-shift the second digital control code based on the shift code in order to obtain a modified second digital control code.Type: GrantFiled: December 27, 2019Date of Patent: March 2, 2021Assignee: Intel CorporationInventors: Ramon Sanchez, Kameran Azadet, Martin Clara, Daniel Gruber
-
Publication number: 20210050870Abstract: A digital-to-analog conversion system is provided. The digital-to-analog conversion system includes a digital-to-analog converter configured to receive a pre-distorted digital signal from a digital circuit, and to generate an analog signal based on the pre-distorted digital signal. Further, the digital-to-analog conversion system includes a feedback loop for providing a digital feedback signal to the digital circuit. The feedback loop includes an analog-to-digital converter configured to generate the digital feedback signal based on the analog signal, and wherein a sample rate of the analog-to-digital converter is lower than a sample rate of the digital-to-analog converter.Type: ApplicationFiled: July 9, 2020Publication date: February 18, 2021Inventors: Daniel GRUBER, Ramon SANCHEZ, Kameran AZADET, Martin CLARA
-
Patent number: 10855300Abstract: A digital-to-analog converter is provided. The digital-to-analog converter includes a plurality of digital-to-analog converter cells coupled to an output node of the digital-to-analog converter. At least one of the plurality of digital-to-analog converter cells includes a capacitive element configured to generate an analog cell output signal based on a drive signal. The at least one of the plurality of digital-to-analog converter cells further includes a driver circuit configured to generate the drive signal, and a resistive element exhibiting a resistance of at least 20?. The resistive element is coupled between the driver circuit and the capacitive element or between the capacitive element and the output node.Type: GrantFiled: March 29, 2019Date of Patent: December 1, 2020Assignee: MaxLinear, Inc.Inventors: Daniel Gruber, Franz Kuttner, Davide Ponton, Kameran Azadet, Hundo Shin, Martin Clara, Matej Kus
-
Publication number: 20200366310Abstract: A digital-to-analog converter is provided. The digital-to-analog converter includes a first plurality of digital-to-analog converter cells configured to generate a first analog signal. Further, digital-to-analog converter includes a second plurality of digital-to-analog converter cells configured to generate a second analog signal. The first analog signal and the second analog signal form a differential signal pair. Further, the digital-to-analog converter includes a transmission line transformer comprising a first input node coupled to the first plurality of digital-to-analog converter cells, a second input node coupled to the second plurality of digital-to-analog converter cells, and a first output node. The transmission line transformer is configured to present a first impedance at the first and second input nodes and to present a second impedance at the first output node.Type: ApplicationFiled: March 30, 2020Publication date: November 19, 2020Inventors: Daniel GRUBER, Ramon SANCHEZ, Kameran AZADET, Martin CLARA
-
Publication number: 20200313684Abstract: A digital-to-analog converter is provided. The digital-to-analog converter includes a plurality of digital-to-analog converter cells coupled to an output node of the digital-to-analog converter. At least one of the plurality of digital-to-analog converter cells includes a capacitive element configured to generate an analog cell output signal based on a drive signal. The at least one of the plurality of digital-to-analog converter cells further includes a driver circuit configured to generate the drive signal, and a resistive element exhibiting a resistance of at least 20?. The resistive element is coupled between the driver circuit and the capacitive element or between the capacitive element and the output node.Type: ApplicationFiled: March 29, 2019Publication date: October 1, 2020Inventors: Daniel GRUBER, Franz KUTTNER, Davide PONTON, Kameran AZADET, Hundo SHIN, Martin CLARA, Matej KUS
-
Patent number: 10715185Abstract: A digital-to-analog conversion system is provided. The digital-to-analog conversion system includes a digital-to-analog converter configured to receive a pre-distorted digital signal from a digital circuit, and to generate an analog signal based on the pre-distorted digital signal. Further, the digital-to-analog conversion system includes a feedback loop for providing a digital feedback signal to the digital circuit. The feedback loop includes an analog-to-digital converter configured to generate the digital feedback signal based on the analog signal, and wherein a sample rate of the analog-to-digital converter is lower than a sample rate of the digital-to-analog converter.Type: GrantFiled: March 29, 2019Date of Patent: July 14, 2020Assignee: Intel CorporationInventors: Daniel Gruber, Ramon Sanchez, Kameran Azadet, Martin Clara
-
Patent number: 10651869Abstract: A radio frequency digital-to-analog converter (RFDAC) circuit includes an RFDAC array circuit including an array of cells arranged into a plurality of segments. Each segment of the plurality of segments is configured to process input data signals. The RFDAC array circuit is configured to process an input data based on activating a set of segments of the plurality of segments, forming a set of active segments, and when the sign of the input data is changed, deactivate a partially active segment of the set of active segments and activate a sign change segment within the RFDAC array circuit. The sign change segment includes a segment within the plurality of segments of the RFDAC array circuit that is different from the set of active segments.Type: GrantFiled: March 26, 2019Date of Patent: May 12, 2020Assignees: Intel IP Corporation, Intel CorporationInventors: Davide Ponton, Michael Kalcher, Alan Paussa, Edwin Thaller, Franz Kuttner, Daniel Gruber
-
Patent number: 10608661Abstract: A digital-to-analog converter is provided. The digital-to-analog converter includes a first plurality of digital-to-analog converter cells configured to generate a first analog signal. Further, digital-to-analog converter includes a second plurality of digital-to-analog converter cells configured to generate a second analog signal. The first analog signal and the second analog signal form a differential signal pair. Further, the digital-to-analog converter includes a transmission line transformer comprising a first input node coupled to the first plurality of digital-to-analog converter cells, a second input node coupled to the second plurality of digital-to-analog converter cells, and a first output node. The transmission line transformer is configured to present a first impedance at the first and second input nodes and to present a second impedance at the first output node.Type: GrantFiled: March 29, 2019Date of Patent: March 31, 2020Assignee: Intel CorporationInventors: Daniel Gruber, Ramon Sanchez, Kameran Azadet, Martin Clara
-
Publication number: 20190322456Abstract: A carriage assembly for a transport system includes a first body and a second body configured to moveably couple to a beam defining a transport path. The carriage assembly also includes a carrier coupled to the first body and the second body. The carrier is configured to support a container such that the carriage assembly transports the container along the transport path. The carriage assembly further includes a drive system coupled to at least one of the first body and the second body. The drive system is configured to move the carriage assembly along the transport path.Type: ApplicationFiled: November 17, 2017Publication date: October 24, 2019Inventors: Christopher Edwin Eugene Propp, Michael A. Logsdon, Laura Michelle Reamer, James P. Johnson, Simon Andrew Odland, Larry Gene Anderson, Christopher Andrew Carrigan, Nathan Daniel Gruber
-
Patent number: 9900016Abstract: An apparatus for compensating for nonlinearities in a DAC caused by variabilities of a power supply. The apparatus may include a power supply, a processing component, and a front-end circuit. The power supply may generate power, where the power includes variabilities in a power. The processing component may generate a digital signal. The front-end circuit may be operatively coupled to the power supply and the processing component. The front-end circuit may receive the power from the power supply, identify the nonlinearities in the power, receive the digital signal from the processing component, and adjust the digital signal for the nonlinearities to obtain an input signal to send to a digital to analog converter (DAC).Type: GrantFiled: May 5, 2017Date of Patent: February 20, 2018Assignee: Intel IP CorporationInventors: Stefan Trampitsch, Daniel Gruber
-
Patent number: 8547268Abstract: Representative implementations of devices and techniques provide digital-to-analog conversion of signals while minimizing switching related errors. Digital to analog converter (DAC) cells may be arranged to include one or more operating states in addition to binary output states, and may employ a switching technique to “dump” the DAC cell between binary outputs. Further, an array of DAC cells may include a partial set of redundant DAC cells for implementation of the switching technique.Type: GrantFiled: February 29, 2012Date of Patent: October 1, 2013Assignee: Lantiq Deutschland GmbHInventors: Martin Clara, Daniel Gruber, Klatzer Wolfgang
-
Publication number: 20130222168Abstract: Representative implementations of devices and techniques provide digital-to-analog conversion of signals while minimizing switching related errors. Digital to analog converter (DAC) cells may be arranged to include one or more operating states in addition to binary output states, and may employ a switching technique to “dump” the DAC cell between binary outputs. Further, an array of DAC cells may include a partial set of redundant DAC cells for implementation of the switching technique.Type: ApplicationFiled: February 29, 2012Publication date: August 29, 2013Inventors: Martin CLARA, Daniel GRUBER, Klatzer WOLFGANG
-
Publication number: 20110089994Abstract: The present disclosure relates to threshold voltage modification via a voltage generator connected to bulk nodes of transistors.Type: ApplicationFiled: October 16, 2009Publication date: April 21, 2011Applicant: Infineon Technologies AGInventors: Martin Clara, Daniel Gruber, Wolfgang Klatzer
-
Patent number: 7898329Abstract: A differential gain stage includes a plurality of programmable passive circuit component arrays operable to set a gain of the gain stage. The gain stage also includes an active switch gate control circuit and a passive switch gate control circuit. The active switch gate control circuit controls a gate voltage applied to transistor switch components of each programmable passive circuit component array as a function of the level of common mode disturbance input to the differential gain stage for common mode frequencies below a particular frequency threshold. The passive switch gate control circuit controls the gate voltage applied to the transistor switch components as a function of the level of common mode disturbance for common mode frequencies above the frequency threshold. The differential gain stage can for part of a receiver such as an xDSL receiver.Type: GrantFiled: October 20, 2009Date of Patent: March 1, 2011Assignee: Lantiq Deutschland GmbHInventors: Martin Clara, Daniel Gruber, Christian Fleischhacker
-
Patent number: 7379005Abstract: Clock signal jitter detection circuit for detecting a clock signal jitter in a reference clock signal (CLK), having a switched-capacitor reference digital-analogue converter (15) which is clocked by the reference clock signal (CLK) and which converts a digital input signal into a first current, a current-controlled digital-analogue converter (16) which is clocked by the reference clock signal (CLK) and which converts the digital input signal into a second current, and having a current integrator (18) which integrates the difference between the first current and the second current to produce a signal which indicates the clock signal jitter in the reference clock signal (CLK).Type: GrantFiled: September 6, 2006Date of Patent: May 27, 2008Assignee: Infineon Technologies AGInventors: Andreas Wiesbauer, Luis Hernandez, Dietmar Sträussnigg, Daniel Gruber, Richard Gaggl, Martin Clara, Stefan Matschitsch
-
Publication number: 20070057830Abstract: Clock signal jitter detection circuit for detecting a clock signal jitter in a reference clock signal (CLK), having a switched-capacitor reference digital-analogue converter (15) which is clocked by the reference clock signal (CLK) and which converts a digital input signal into a first current, a current-controlled digital-analogue converter (16) which is clocked by the reference clock signal (CLK) and which converts the digital input signal into a second current, and having a current integrator (18) which integrates the difference between the first current and the second current to produce a signal which indicates the clock signal jitter in the reference clock signal (CLK).Type: ApplicationFiled: September 6, 2006Publication date: March 15, 2007Inventors: Andreas Wiesbauer, Luis Hernandez, Dietmar Straussnigg, Daniel Gruber, Richard Gaggl, Martin Clara, Stefan Matschitsch
-
Patent number: 6336828Abstract: An automatic power docking mechanism for establishing a power connection between a computer electronic subsystem and a power distribution board within a computer chassis is provided. In one embodiment, the power docking mechanism includes power pads electrically coupled to a power distribution board and a housing with slotted openings secured over the power pads. The housing's slotted openings are configured to receive power bus bars from a computer subsystem and hold the bus bars in contact with the power pads.Type: GrantFiled: August 17, 2000Date of Patent: January 8, 2002Assignee: International Business Machines CorporationInventors: Jose Luis Huerta, Nathan Daniel Gruber, Bruce Edwin Baker