Patents by Inventor Danut Manea
Danut Manea has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11967374Abstract: Circuits and methods are disclosed for voltage-mode bit line precharge for random-access memory cells. A circuit includes an array of random access memory cells; a low-impedance voltage source configured to provide a precharge voltage; and a control circuit configured to precharge a bit line of one of the random access memory cells to the precharge voltage using the low-impedance voltage source prior to reading the one of the random access memory cells.Type: GrantFiled: September 15, 2022Date of Patent: April 23, 2024Assignee: Hefei Reliance Memory LimitedInventor: Danut Manea
-
Publication number: 20230019326Abstract: Circuits and methods are disclosed for voltage-mode bit line precharge for random-access memory cells. A circuit includes an array of random access memory cells; a low-impedance voltage source configured to provide a precharge voltage; and a control circuit configured to precharge a bit line of one of the random access memory cells to the precharge voltage using the low-impedance voltage source prior to reading the one of the random access memory cells.Type: ApplicationFiled: September 15, 2022Publication date: January 19, 2023Inventor: Danut MANEA
-
Patent number: 11482281Abstract: Circuits and methods are disclosed for voltage-mode bit line precharge for random-access memory cells. A circuit includes an array of random access memory cells; a low-impedance voltage source configured to provide a precharge voltage; and a control circuit configured to precharge a bit line of one of the random access memory cells to the precharge voltage using the low-impedance voltage source prior to reading the one of the random access memory cells.Type: GrantFiled: April 29, 2021Date of Patent: October 25, 2022Assignee: Hefei Reliance Memory LimitedInventor: Danut Manea
-
Publication number: 20210295911Abstract: Circuits and methods are disclosed for voltage-mode bit line precharge for random-access memory cells. A circuit includes an array of random access memory cells; a low-impedance voltage source configured to provide a precharge voltage; and a control circuit configured to precharge a bit line of one of the random access memory cells to the precharge voltage using the low-impedance voltage source prior to reading the one of the random access memory cells.Type: ApplicationFiled: April 29, 2021Publication date: September 23, 2021Inventor: Danut MANEA
-
Patent number: 11024373Abstract: Circuits and methods are disclosed for voltage-mode bit line precharge for random-access memory cells. A circuit includes an array of random access memory cells; a low-impedance voltage source configured to provide a precharge voltage; and a control circuit configured to precharge a bit line of one of the random access memory cells to the precharge voltage using the low-impedance voltage source prior to reading the one of the random access memory cells.Type: GrantFiled: October 31, 2019Date of Patent: June 1, 2021Assignee: Hefei Reliance Memory LimitedInventor: Danut Manea
-
Publication number: 20210082504Abstract: Circuits and methods are disclosed for voltage-mode bit line precharge for random-access memory cells. A circuit includes an array of random access memory cells; a low-impedance voltage source configured to provide a precharge voltage; and a control circuit configured to precharge a bit line of one of the random access memory cells to the precharge voltage using the low-impedance voltage source prior to reading the one of the random access memory cells.Type: ApplicationFiled: October 31, 2019Publication date: March 18, 2021Inventor: Danut MANEA
-
Patent number: 10200017Abstract: A self-setting/resetting latch circuit is disclosed that includes resistive loads for inverters used for setting and clearing the latch. In a first embodiment, the resistive loads cause the latch circuit to automatically set in response to a power supply voltage going low. In an alternate embodiment, the latch circuit is configured to be self-resetting or self-clearing when the power supply voltage goes low by reversing the set and clear terminals of the latch circuit and selecting a different node to be the output terminal of the latch circuit. The disclosed latch circuit is small and robust and draws zero power in the set state.Type: GrantFiled: August 18, 2016Date of Patent: February 5, 2019Assignee: Atmel CorporationInventors: Jeffrey P. Kotowski, Danut Manea
-
Publication number: 20180054189Abstract: A self-setting/resetting latch circuit is disclosed that includes resistive loads for inverters used for setting and clearing the latch. In a first embodiment, the resistive loads cause the latch circuit to automatically set in response to a power supply voltage going low. In an alternate embodiment, the latch circuit is configured to be self-resetting or self-clearing when the power supply voltage goes low by reversing the set and clear terminals of the latch circuit and selecting a different node to be the output terminal of the latch circuit. The disclosed latch circuit is small and robust and draws zero power in the set state.Type: ApplicationFiled: August 18, 2016Publication date: February 22, 2018Applicant: Atmel CorporationInventors: Jeffrey P. Kotowski, Danut Manea
-
Patent number: 9882738Abstract: Systems and techniques for single-wire communications are described. A described technique includes detecting transitions on a single-wire bus that are produced by a host device, determining an estimated baud rate of the host device based on the transition, and communicating with the host device based on the estimated baud rate. Determining the estimated baud rate can include charging a capacitor based on a charging rate in response to a detection of a first transition of the transitions, sampling a capacitor voltage associated with the capacitor in response to a detection of a second transition of the transitions, and adjusting the charging rate based on a comparison between the capacitor voltage and a reference voltage.Type: GrantFiled: November 7, 2016Date of Patent: January 30, 2018Assignee: Atmel CorporationInventors: Danut Manea, Jeffrey P. Kotowski
-
Publication number: 20170054572Abstract: Systems and techniques for single-wire communications are described. A described technique includes detecting transitions on a single-wire bus that are produced by a host device, determining an estimated baud rate of the host device based on the transition, and communicating with the host device based on the estimated baud rate. Determining the estimated baud rate can include charging a capacitor based on a charging rate in response to a detection of a first transition of the transitions, sampling a capacitor voltage associated with the capacitor in response to a detection of a second transition of the transitions, and adjusting the charging rate based on a comparison between the capacitor voltage and a reference voltage.Type: ApplicationFiled: November 7, 2016Publication date: February 23, 2017Inventors: Danut Manea, Jeffrey P. Kotowski
-
Patent number: 9501078Abstract: In a bandgap voltage reference with low package shift, a proportional to absolute temperature (PTAT) voltage is generated using a single diode biased at two different current levels at two different times. Using the same diode for both current density measurements removes the absolute value of the base-emitter junction voltage (Vbe) and any package shift in the PTAT voltage. The bandgap voltage reference can be implemented in a single or differential circuit topology. In some implementations, the bandgap voltage reference can include circuitry for curvature correction.Type: GrantFiled: April 20, 2015Date of Patent: November 22, 2016Assignee: Atmel CorporationInventors: Danut Manea, Jeff Kotowski, Scott N. Fritz, Yongliang Wang
-
Patent number: 9490999Abstract: Systems and techniques for single-wire communications are described. A described technique includes detecting transitions on a single-wire bus that are produced by a host device; determining an estimated baud rate of the host device based on the transitions by approximating a bit transition rate associated with the transitions by iteratively adjusting a charging rate of a capacitor to match the bit transition rate; and communicating with the host device based on the estimated baud rate.Type: GrantFiled: January 28, 2015Date of Patent: November 8, 2016Assignee: Atmel CorporationInventors: Danut Manea, Jeffrey P. Kotowski
-
Patent number: 9483108Abstract: A memory device includes a voltage regulator, whose output provides a voltage supply for various other components of the memory device, including a command user interface. The memory device is placed into an ultra-deep power-down mode by providing to the memory device a software command, which causes the output of the voltage regulator to be disabled. To bring the memory device out of the ultra-deep power-down mode, a chip select signal is provided to the memory device, which includes a wake-up circuit that remains powered on even when the memory device is in the ultra-deep power-down mode. Receipt of the chip select signal while the memory device is in the ultra-deep power-down mode causes the output of the voltage regulator to be enabled, thereby providing power to the components that were completely powered down.Type: GrantFiled: April 28, 2015Date of Patent: November 1, 2016Assignee: Artemis Acquisition LLCInventors: Richard V. De Caro, Danut Manea, Yongliang Wang, Stephen Trinh, Paul Hill
-
Publication number: 20160218885Abstract: Systems and techniques for single-wire communications are described. A described technique includes detecting transitions on a single-wire bus that are produced by a host device; determining an estimated baud rate of the host device based on the transitions by approximating a bit transition rate associated with the transitions by iteratively adjusting a charging rate of a capacitor to match the bit transition rate; and communicating with the host device based on the estimated baud rate.Type: ApplicationFiled: January 28, 2015Publication date: July 28, 2016Inventors: Danut Manea, Jeffrey P. Kotowski
-
Publication number: 20150241956Abstract: A memory device includes a voltage regulator, whose output provides a voltage supply for various other components of the memory device, including a command user interface. The memory device is placed into an ultra-deep power-down mode by providing to the memory device a software command, which causes the output of the voltage regulator to be disabled. To bring the memory device out of the ultra-deep power-down mode, a chip select signal is provided to the memory device, which includes a wake-up circuit that remains powered on even when the memory device is in the ultra-deep power-down mode. Receipt of the chip select signal while the memory device is in the ultra-deep power-down mode causes the output of the voltage regulator to be enabled, thereby providing power to the components that were completely powered down.Type: ApplicationFiled: April 28, 2015Publication date: August 27, 2015Inventors: Richard V. De Caro, Danut Manea, Yongliang Wang, Stephen Trinh, Paul Hill
-
Publication number: 20150227155Abstract: In a bandgap voltage reference with low package shift, a proportional to absolute temperature (PTAT) voltage is generated using a single diode biased at two different current levels at two different times. Using the same diode for both current density measurements removes the absolute value of the base-emitter junction voltage (Vbe) and any package shift in the PTAT voltage. The bandgap voltage reference can be implemented in a single or differential circuit topology. In some implementations, the bandgap voltage reference can include circuitry for curvature correction.Type: ApplicationFiled: April 20, 2015Publication date: August 13, 2015Inventors: Danut Manea, Jeff Kotowski, Scott N. Fritz, Yongliang Wang
-
Patent number: 9037890Abstract: A memory device includes a voltage regulator, whose output provides a voltage supply for various other components of the memory device, including a command user interface. The memory device is placed into an ultra-deep power-down mode by providing to the memory device a software command, which causes the output of the voltage regulator to be disabled. To bring the memory device out of the ultra-deep power-down mode, a chip select signal is provided to the memory device, which includes a wake-up circuit that remains powered on even when the memory device is in the ultra-deep power-down mode. Receipt of the chip select signal while the memory device is in the ultra-deep power-down mode causes the output of the voltage regulator to be enabled, thereby providing power to the components that were completely powered down.Type: GrantFiled: July 26, 2012Date of Patent: May 19, 2015Assignee: Artemis Acquisition LLCInventors: Richard V De Caro, Danut Manea, Yongliang Wang, Stephen Trinh, Paul Hill
-
Patent number: 9013231Abstract: In a bandgap voltage reference with low package shift, a proportional to absolute temperature (PTAT) voltage is generated using a single diode biased at two different current levels at two different times. Using the same diode for both current density measurements removes the absolute value of the base-emitter junction voltage (Vbe) and any package shift in the PTAT voltage. The bandgap voltage reference can be implemented in a single or differential circuit topology. In some implementations, the bandgap voltage reference can include circuitry for curvature correction.Type: GrantFiled: December 6, 2013Date of Patent: April 21, 2015Assignee: Atmel CorporationInventors: Danut Manea, Jeff Kotowski, Scott N. Fritz, Yongliang Wang
-
Patent number: 8885413Abstract: Systems and techniques for performing write operations on non-volatile memory are described. A described system includes a memory structure including non-volatile memory cells that are arranged on word lines and bit lines and a microcontroller that is communicatively coupled with the memory structure. The memory structure can include non-volatile memory cells that are arranged on word lines and bit lines. The microcontroller can be configured to receive data to write to the memory structure, write the data to the memory structure using a selected word line of the word lines, detect a failure to write the data, apply, based on the failure, a negative bias voltage to one or more unselected word lines of the word lines during a negative bias period, and write the data to the portion of the memory cells using the selected word line during the negative bias period.Type: GrantFiled: March 20, 2012Date of Patent: November 11, 2014Assignee: Atmel CorporationInventors: Danut Manea, Erwin Castillon, Uday Mudumba, Sabina Centazzo, Stephen Trinh, Dixie Nguyen
-
Publication number: 20140032956Abstract: A memory device includes a voltage regulator, whose output provides a voltage supply for various other components of the memory device, including a command user interface. The memory device is placed into an ultra-deep power-down mode by providing to the memory device a software command, which causes the output of the voltage regulator to be disabled. To bring the memory device out of the ultra-deep power-down mode, a chip select signal is provided to the memory device, which includes a wake-up circuit that remains powered on even when the memory device is in the ultra-deep power-down mode. Receipt of the chip select signal while the memory device is in the ultra-deep power-down mode causes the output of the voltage regulator to be enabled, thereby providing power to the components that were completely powered down.Type: ApplicationFiled: July 26, 2012Publication date: January 30, 2014Applicant: Atmel CorporationInventors: Richard V. De Caro, Danut Manea, YONGLIANG WANG, Stephen Trinh, Paul Hill