Patents by Inventor Darrell M. Erb
Darrell M. Erb has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6444567Abstract: The reliability and elecrtromigration resistance of planarized metallization patterns, e.g., of copper, in-laid in the surface of a layer of dielectric material, are enhanced by a process comprising blanket-depositing on the planarized, upper surfaces of the metallization features and the dielectric layer at least one thin layer comprising at least one alloying element for the metal of the features, and then uniformly diffusing at least a minimum amount of the at least one thin layer for a minimum depth below the upper surfaces of the metallization features to effect alloying therewith. The alloyed portions of the metallization features advantageously reduce electromigration therefrom. Planarization, as by CMP, may be performed subsequent to diffusion/alloying to remove any remaining elevated, alloyed or unalloyed portions of the at least one thin layer.Type: GrantFiled: January 5, 2000Date of Patent: September 3, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Darrell M. Erb
-
Patent number: 6383947Abstract: An anti-reflective coating for use in microcircuit fabrication and specifically using ultraviolet photolithographic processes. A three-layered anti-reflective coating is used to enhance metallization etching in the construction of microcircuits. The coating features a titanium nitride anti-reflective layer sandwiched between two titanium metal layers. The upper titanium layer protects subsequently applied deep ultraviolet photoresists from the deleterious effects of the titanium nitride anti-reflective layer. The unique character of the three layer anti-reflective coating allows the use of an efficient single chamber fabrication process to form the three-layer coating.Type: GrantFiled: October 31, 2000Date of Patent: May 7, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Bhanwar Singh, Darrell M. Erb, Susan H. Chen, Carmen Morales
-
Patent number: 6380091Abstract: A method of forming a dual damascene structure in a semiconductor device arrangement forms a first dielectric layer made of an oxide dielectric material over an underlying metal interconnect layer, such as a copper interconnect layer. A nitride etch stop layer is formed on the first dielectric layer, and a second dielectric layer, made of low k dielectric material, is formed on the nitride etch stop layer. A via is etched into the first dielectric layer, and a trench is then etched into the second dielectric layer. The materials if the first and second dielectric layers are different from one another so that they have different sensitivity to at least one etchant chemistry. Undercutting in the first dielectric layer is thereby prevented during the etching of the trench in the second dielectric layer by employing an etch chemistry that etches only the second dielectric layer and not the first dielectric layer.Type: GrantFiled: January 27, 1999Date of Patent: April 30, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Fei Wang, Jerry Cheng, Darrell M. Erb
-
Publication number: 20020027261Abstract: The reliability, electromigration resistance, adhesion, and electrical contact resistance of planarized, in-laid metallization patterns, e.g., of copper, are enhanced by a process comprising selectively depositing on the planarized, upper surfaces of the metallization features at least one thin layer comprising at least one passivant element for the metal of the features, reacting the at least one passivant element to chemically reduce any deleterious oxide layer present at the upper surfaces of the metallization features, and diffusing the at least one passivant element for a distance below the upper surface to form a passivated top interface. The passivated top interfaces advantageously exhibit reduced electromigration and improved adhesion to overlying metallization with lower ohmic contact resistance. Planarization, as by CMP, may be performed subsequent to reaction/diffusion to remove any elevated, reacted and/or unreacted portions of the at least one thin layer.Type: ApplicationFiled: January 18, 2000Publication date: March 7, 2002Inventors: Paul R. Besser, Darrell M. Erb, Sergey Lopatin
-
Patent number: 6319834Abstract: A pattern of in-laid conductors is formed by a method utilizing electroplating and chemical-mechanical polishing (CMP). Embodiments include a first step of selectively filling recesses formed in the surface of a substrate with a metal by localized electroplating at a reduced thickness, planar-surfaced overburden or blanket layer thereon, and planarizing the surface by CMP utilizing a relatively soft CMP pad. Embodiments also include an apparatus comprising a porous pad applicator for selectively electroplating recesses formed in the surface of a workpiece.Type: GrantFiled: August 17, 2000Date of Patent: November 20, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Darrell M. Erb, Steven C. Avanzino, Fei Wang
-
Patent number: 6319819Abstract: The reliability, electromigration resistance, adhesion, and electrical contact resistance of planarized metallization patterns, e.g., of copper, in-laid in the exposed upper surface of a layer of dielectric material, are enhanced by a process comprising blanket-depositing on the planarized, exposed upper surfaces of the metallization features and the dielectric layer at least one thin layer comprising at least one passivant element for the metal of the features, reacting the at least one passivant element to chemically reduce any deleterious oxide layer present at the upper surfaces of the metallization features, and diffusing the at least one passivant element for a distance below the upper surface to form passivated top interfaces. The passivated top interfaces advantageously exhibit reduced electromigration and improved adhesion to overlying metallization with lower ohmic contact resistance.Type: GrantFiled: January 18, 2000Date of Patent: November 20, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Darrell M. Erb
-
Patent number: 6207577Abstract: A method of forming a self-aligned dual damascene structure in a semiconductor device arrangement forms an oxide dielectric material over an underlying metal interconnect layer, such as a copper interconnect layer. A nitride etch stop layer is formed on the oxide dielectric layer, and a low k dielectric layer is formed on the nitride etch stop layer. A trench is etched into the low k dielectric layer, followed by the etching of a via into the oxide dielectric layer. The oxide dielectric material and low k dielectric material are selected so that they have different sensitivity to at least one etchant chemistry. Undercutting in the second dielectric layer caused by overetching is thereby prevented during the etching of the via in the second dielectric layer by employing an etch chemistry that etches only the oxide dielectric material and not the low k dielectric material.Type: GrantFiled: January 27, 1999Date of Patent: March 27, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Fei Wang, Jerry Cheng, Darrell M. Erb
-
Patent number: 6169034Abstract: Abrasion of Cu metallization during CMP is reduced and residual slurry particulate removal facilitated by employing a CMP slurry containing a dispersion of soft mineral particles having high solubility in dilute acids. Embodiments include CMP Cu metallization with a slurry containing magnesium oxide particles and removing any residual magnesium oxide particles after CMP with an organic acid, such as citric acid or acetic acid, or a dilute inorganic acid, such as hydrochloric, phosphoric, boric or fluoboric acid.Type: GrantFiled: November 25, 1998Date of Patent: January 2, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Steven C. Avanzino, Darrell M. Erb, Diana M. Schonauer, Kai Yang
-
Patent number: 6165855Abstract: An anti-reflective coating for use in microcircuit fabrication and specifically using ultraviolet photolithographic processes. A three layered anti-reflective coating is used to enhance metallization etching in the construction of microcircuits. The coating features a titanium nitride anti-reflective layer sandwiched between two titanium metal layers. The upper titanium layer protects subsequently applied deep ultraviolet photoresists from the deleterious effects of the titanium nitride anti-reflective layer. The unique character of the three layer anti-reflective coating allows the use of an efficient single chamber fabrication process to form the three layer coating.Type: GrantFiled: December 4, 1998Date of Patent: December 26, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Bhanwar Singh, Darrell M. Erb, Susan H. Chen, Carmen Morales
-
Patent number: 6140239Abstract: Abrasion of Cu metallization during CMP is reduced and residual slurry particulate removal facilitated by employing a CMP slurry containing a dispersion of iron oxide particles having high solubility in dilute acids. Embodiments include CMP Cu metallization with a slurry containing iron oxide particles and removing residual iron oxide particles after CMP with an organic acid, such as oxalic acid or acetic acid, or a dilute inorganic acid, such as hydrochloric, boric or fluoroboric acid.Type: GrantFiled: November 25, 1998Date of Patent: October 31, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Steven C. Avanzino, Darrell M. Erb, Diana M. Schonauer, Kai Yang
-
Patent number: 6107186Abstract: Erosion of high density metallization areas associated with conventional damascene-CMP processing is avoided and greater planarity achieved by selectively increasing the metal overburden layer thickness at high density metallization regions. Embodiments include initially filling recesses formed in the substrate surface with a metal forming a blanket or overburden layer of the metal thereon. Regions of the blanket or overburden layer overlying regions of high density metallization are selectively electroplated to a greater thickness. The surface is then planarized by CMP, with the selectively increased thickness areas of the overburden layer compensating for greater erosion rates thereat during CMP, thereby resulting in greater planarity of the polished surface.Type: GrantFiled: January 27, 1999Date of Patent: August 22, 2000Assignee: Advanced Micro Devices, Inc.Inventor: Darrell M. Erb
-
Patent number: 5990557Abstract: A method of forming low dielectric insulation between those pairs of conductive lines, of a level of interconnection for integrated circuits, having a gap of about 0.5 microns or less by depositing a nonconformal source with a poor step function for the insulating material, such as silane (SiH.sub.4) as the silicon (Si) source for silicon dioxide (SiO.sub.2), so as to create, in the gap, a large void whose dielectric constant is slightly greater than 1. After the formation of the void in the 0.5 microns or less gaps, the deposited nonconformal material is etched either simultaneously or sequentially along with deposition to fill the remaining gaps with void free insulation. The surface of the deposited insulating material is planarized at the desired thickness. Alternatively, a thin conformal insulating layer is first deposited as a liner on the conductive lines.Type: GrantFiled: November 4, 1997Date of Patent: November 23, 1999Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Darrell M. Erb, Robin Cheung, Rich Klein, Pervaiz Sultan
-
Patent number: 5776834Abstract: A method of forming low dielectric insulation between those pairs of conductive lines, of a level of interconnection for integrated circuits, having a gap of about 0.5 microns or less by depositing a nonconformal source with a poor step function for the insulating material, such as silane (SiH.sub.4) as the silicon (Si) source for silicon dioxide (SiO.sub.2), so as to create, in the gap, a large void whose dielectric constant is slightly greater than 1. After the formation of the void in the 0.5 microns or less gaps, the deposited nonconformal material is etched either simultaneously or sequentially along with deposition to fill the remaining gaps with void free insulation. The surface of the deposited insulating material is planarized at the desired thickness. Alternatively, a thin conformal insulating layer is first deposited as a liner on the conductive lines.Type: GrantFiled: June 7, 1995Date of Patent: July 7, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Darrell M. Erb, Robin Cheung, Rich Klein, Pervaiz Sultan
-
Patent number: 5691573Abstract: A method of forming low dielectric insulation between those pairs of conductive lines, of a level of interconnection for integrated circuits, having a gap of about 0.5 microns or less by depositing a nonconformal source with a poor step function for the insulating material, such as silane (SiH.sub.4) as the silicon (Si) source for silicon dioxide (SiO.sub.2), so as to create, in the gap, a large void whose dielectric constant is slightly greater than 1. After all of the conductive lines have received a deposit of conformal insulating material and a flowable insulating material, the composite insulating materials are removed, preferably by etching, from those pairs of conductive lines with a gap of about 0.5 microns or less. Now, a nonconformal insulating material with a poor step function is deposited and creates a large void in the open gaps of 0.5 microns or less. After creating the void, the deposition continues and is planarized at the desired composite thickness of insulation.Type: GrantFiled: June 7, 1995Date of Patent: November 25, 1997Assignee: Advanced Micro Devices, Inc.Inventors: Steven Avanzino, Darrell M. Erb, Robin Cheung, Rich Klein
-
Patent number: 5639691Abstract: A multilayer semiconductor structure includes a conductive via. The conductive via includes a pellet of metal having a high resistance to electromigration. The pellet is made from a conformal layer of copper or gold deposited over the via to form a copper or gold reservoir or contact located in the via. A barrier layer is provided between the reservoir and an insulating layer to prevent the pellet from diffusing into the insulating layer. The pellet can be formed by selective deposition or by etching a conformal layer. The conformal layer can be deposited by sputtering, collimated sputtering, chemical vapor deposition (CVD), dipping, evaporating, or by other means. The barrier layer and pellet may be etched by anisotropic dry etching, plasma-assisted etching, or other layer removal techniques.Type: GrantFiled: January 24, 1996Date of Patent: June 17, 1997Assignee: Advanced Micro Devices, Inc.Inventors: Richard K. Klein, Darrell M. Erb, Steven Avanzino, Robin Cheung, Scott Luning, Bryan Tracy, Subhash Gupta, Ming-Ren Lin
-
Patent number: 5215937Abstract: An improved process is provided for fabricating short channel complementary metal oxide semiconductor devices. The devices comprise source and drain regions separated by gate regions. The process comprises forming a shallow channel doping region (12') beneath the surface of a semiconductor (10) and forming source-drain regions (20') of opposite conductivity type (formerly known as lightly doped drain structures) on either side of the shallow doping region. A gate oxide (16) is formed on the surface of the semiconductor above the shallow channel doping region and a gate electrode (18) is formed to the gate oxide subsequent to the formation of the shallow channel doping region. The process permits spacing of the channel doping from the source-drain doping with self-alignment. Further, the doping of the source-drain regions is not constrained to the values of the lightly-doped structures of the prior art.Type: GrantFiled: May 7, 1992Date of Patent: June 1, 1993Assignee: Advanced Micro Devices, Inc.Inventors: Darrell M. Erb, Rajat Rakkhit, Farrokh Omid-Zohoor
-
Patent number: 5212106Abstract: An improved process is provided for fabricating short channel complementary metal oxide semiconductor devices. The devices comprise source and drain regions separated by gate regions. The process comprises forming a shallow channel doping region (12') beneath the surface of a semiconductor (10) and forming source-drain regions (20') of opposite conductivity type (formerly known as lightly doped drain structures) on either side of the shallow doping region. A gate oxide (16) is formed on the surface of the semiconductor above the shallow channel doping region and a gate electrode (18) is formed to the gate oxide prior to the formation of the shallow channel doping region. The process permits spacing of the channel doping from the source-drain doping with self-alignment. Further, the doping of the source-drain regions is not constrained to the values of the lightly-doped structures of the prior art.Type: GrantFiled: May 7, 1992Date of Patent: May 18, 1993Assignee: Advanced Micro Devices, Inc.Inventors: Darrell M. Erb, Zoran Krivokapic
-
Patent number: 4905065Abstract: A new double-epitaxial structure for isolating deep (>5 .mu.m) trench capacitors (10, 10') with 1 .mu.m or less spacing (S) is disclosed. The structure comprises a thin, lightly doped upper epitaxial layer (16) on top of a thicker and more heavily doped bottom epitaxial layer (14). The low resistivity bottom epitaxial layer is intended to isolate trench capacitors of any depth. The high resistivity upper epitaxial layer is used for the CMOS periphery (22, 24) and can be selectively doped to achieve a near uniform concentration to isolate trench capacitors in the core region (20) surrounding the capacitors. Isolation between deep trenches at 1 .mu.m spacing has been demonstrated to be applicable for 4 Megabit and greater DRAM integration levels.Type: GrantFiled: May 12, 1987Date of Patent: February 27, 1990Assignee: Advanced Micro Devices, Inc.Inventors: Asim A. Selcuk, Pau-ling Chen, Darrell M. Erb
-
Patent number: 4745454Abstract: The present invention provides for a method for manufacturing a charge storage region in a semiconductor substrate for a memory cell in a dynamic RAM, comprising forming an insulating layer on the substrate, forming a masking layer over the insulating layer, forming at least one aperture in the masking layer, the aperture defining the charge storage region in the semiconductor substrate, implanting dopant ions of a first polarity through the aperture for diffusion through the substrate, and implanting dopant ions of a second polarity through the aperture for diffusion through the substrate to a lesser degree than the first polarity dopant diffusion so that the diffusion of the first polarity dopant with respect to the diffusion of the second polarity dopant forms a P-N junction substantially aligned with the edge of the masking layer aperture to define the periphery of the charge storage region.Type: GrantFiled: November 3, 1986Date of Patent: May 17, 1988Assignee: Advanced Micro Devices, Inc.Inventor: Darrell M. Erb
-
Patent number: 4707457Abstract: An improved contact construction for an integrated circuit structure having closely spaced electrodes adjacent the contact is disclosed. The integrated circuit structure having the improved contact comprises a substrate having an insulating layer thereon, a first conductive layer over the insulating layer, and a second insulating layer formed over the first conductive layer. A self-aligned contact opening is formed through the second insulating layer, the underlying first conductive layer, and the first insulating layer to expose the substrate. A layer of insulating material is then formed on the sidewalls of the opening to cover the exposed edges of the first conductive layer. Conductive material is then placed in the self-aligned contact opening and a second conductive layer is formed over the second insulating layer whereby the conductive material placed in the self-aligned contact opening electrically connects the substrate with the second conducting layer.Type: GrantFiled: April 3, 1986Date of Patent: November 17, 1987Assignee: Advanced Micro Devices, Inc.Inventor: Darrell M. Erb