Patents by Inventor Darvin R. Edwards
Darvin R. Edwards has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9373572Abstract: A packaged semiconductor device including a leadframe and a plurality of angularly shaped capacitors. The leadframe includes structures with surfaces and sidewalls. The angularly shaped capacitors are attached to surface portions of the leadframe structures. The angularly shaped capacitors have sidewalls coplanar with structure sidewalls. The angularly shaped capacitors includes a conductive material attached to the structure surface. The conductive material having pores covered by oxide and filled with conductive polymer. The angularly shaped capacitors topped by electrodes are made of a second metal.Type: GrantFiled: October 9, 2015Date of Patent: June 21, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Gregory E. Howard, Bernardo Gallegos, Rajiv Dunne, Darvin R. Edwards, Siva P. Gurrum, Manu J. Prakuzhy, Donald C. Abbott
-
Publication number: 20160035655Abstract: A packaged semiconductor device including a leadframe and a plurality of angularly shaped capacitors. The leadframe includes structures with surfaces and sidewalls. The angularly shaped capacitors are attached to surface portions of the leadframe structures. The angularly shaped capacitors have sidewalls coplanar with structure sidewalls. The angularly shaped capacitors includes a conductive material attached to the structure surface. The conductive material having pores covered by oxide and filled with conductive polymer. The angularly shaped capacitors topped by electrodes are made of a second metal.Type: ApplicationFiled: October 9, 2015Publication date: February 4, 2016Inventors: Gregory E. Howard, Bernardo Gallegos, Rajiv Dunne, Darvin R. Edwards, Siva P. Gurrum, Manu J. Prakuzhy, Donald C. Abbott
-
Patent number: 9165873Abstract: A packaged semiconductor device including a leadframe made of a first metal, the leadframe including structures with surfaces and sidewalls; capacitors attached to surface portions of the leadframe structures, the capacitors having sidewalls coplanar with structure sidewalls; the capacitors including a foil of conductive material attached to the structure surface, the conductive material having pores covered by oxide and filled with conductive polymer, the capacitors topped by electrodes made of a second metal.Type: GrantFiled: September 24, 2014Date of Patent: October 20, 2015Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Gregory E. Howard, Bernardo Gallegos, Rajiv Dunne, Darvin R. Edwards, Siva P. Gurrum, Manu J. Prakuzhy, Donald C. Abbott
-
Patent number: 9142496Abstract: A method for fabricating a packaged semiconductor device begins by placing a first mask on a foil of porous conductive material bonded on a strip of a first metal. The surface of the conductive material and the inside of the pores are oxidized. The first mask leaves areas unprotected. The pores of the unprotected areas are filled with a conductive polymeric compound. A layer of a second metal is deposited on the conductive polymeric compound in the unprotected areas. The first mask is removed to expose un-oxidized conductive material. The foil thickness of the un-oxidized conductive material is removed to expose the underlying first metal. This creates sidewalls of the foil and leaves un-removed the capacitor areas covered by the second metal. A second mask is placed on the strip, the second mask defines a plurality of leadframes having chip pads and leads, and protecting the capacitor areas. The portions of the first metal exposed by the second mask are removed.Type: GrantFiled: July 28, 2014Date of Patent: September 22, 2015Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Gregory E. Howard, Bernardo Gallegos, Rajiv Dunne, Darvin R. Edwards, Siva P. Gurrum, Manu J. Prakuzhy, Donald C. Abbott
-
Patent number: 8716068Abstract: In fabricating a semiconductor device first layers are formed of sintered bondable and solderable metal on a carrier strip. The first layers are patterned into first pads and second pads. A set of first pads is surrounding each second pad. The first pads are spaced from the second pad by gaps. The patterned layers are formed of agglomerate metal vertically on the first layers of sintered bondable and solderable metal of the first pads and of the second pad. The second layers are formed of sintered bondable and solderable metal vertically on the layers of agglomerate metal of the first pads.Type: GrantFiled: September 27, 2013Date of Patent: May 6, 2014Assignee: Texas Instruments IncorporatedInventors: Darvin R. Edwards, Siva P. Gurrum, Masood Murtuza, Matthew D. Romig, Kazunori Hayata
-
Publication number: 20140038358Abstract: In fabricating a semiconductor device first layers are formed of sintered bondable and solderable metal on a carrier strip. The first layers are patterned into first pads and second pads. A set of first pads is surrounding each second pad. The first pads are spaced from the second pad by gaps. The patterned layers are formed of agglomerate metal vertically on the first layers of sintered bondable and solderable metal of the first pads and of the second pad.Type: ApplicationFiled: September 27, 2013Publication date: February 6, 2014Applicant: Texas Instruments IncorporatedInventors: Darvin R. Edwards, Siva P. Gurrum, Masood Murtuza, Matthew D. Romig, Kazunori HAYATA
-
Patent number: 8643165Abstract: A plastic package (100) in which a semiconductor chip (101) is adhesively (102) attached to a metal stripe (110a) having an agglomerate structure, and electrically connected to bondable and solderable metal stripes (120) having particulate structures; metal stripes (120) are touching metal stripes (110b) of agglomerate structure to form vertical stacks (150); coats of solder (140) are welded to the agglomerate metal stripes (100a and 110b).Type: GrantFiled: January 17, 2012Date of Patent: February 4, 2014Assignee: Texas Instruments IncorporatedInventors: Darvin R. Edwards, Siva Prakash Gurrum, Masood Murtuza, Matthew D. Romig, Kazunori Hayata
-
Publication number: 20120211889Abstract: A plastic package (100) in which a semiconductor chip (101) is adhesively (102) attached to a metal stripe (110a) having an agglomerate structure, and electrically connected to bondable and solderable metal stripes (120) having particulate structures; metal stripes (120) are touching metal stripes (110b) of agglomerate structure to form vertical stacks (150); coats of solder (140) are welded to the agglomerate metal stripes (100a and 110b).Type: ApplicationFiled: January 17, 2012Publication date: August 23, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Darvin R. EDWARDS, Siva Prakash GURRUM, Masood MURTUZA, Matthew D. ROMIG, Kazunori HAYATA
-
Patent number: 7892889Abstract: One embodiment of the invention is a semiconductor system (1400) of arrays (1401, 1402, etc.) of packaged devices. Each array includes a sheet-like substrate (1411, 1412, etc.) made of insulating material integral with conductive horizontal lines and vertical vias, and terminals on the surfaces. Semiconductor components, which may include more than one active or passive chips, or chips of different sizes, are attached to the substrate; the electrical connections may include flip-chip, wire bond, or combination techniques. Encapsulation compound (1412, 1422, etc.), which adheres to the substrate, embeds the connected components. Metal posts (1431, 1432, etc.) traverse the encapsulation compound vertically, connecting the substrate vias with pads on the encapsulation surface. The pads are covered with solder bodies used to connect to the next-level device array so that a 3-dimensional system of packaged devices is formed.Type: GrantFiled: June 25, 2009Date of Patent: February 22, 2011Assignee: Texas Instruments IncorporatedInventors: Gregory E Howard, Vikas Gupta, Darvin R Edwards
-
Publication number: 20090305464Abstract: One embodiment of the invention is a semiconductor system (1400) of arrays (1401, 1402, etc.) of packaged devices. Each array includes a sheet-like substrate (1411, 1412, etc.) made of insulating material integral with conductive horizontal lines and vertical vias, and terminals on the surfaces. Semiconductor components, which may include more than one active or passive chips, or chips of different sizes, are attached to the substrate; the electrical connections may include flip-chip, wire bond, or combination techniques. Encapsulation compound (1412, 1422, etc.), which adheres to the substrate, embeds the connected components. Metal posts (1431, 1432, etc.) traverse the encapsulation compound vertically, connecting the substrate vias with pads on the encapsulation surface. The pads are covered with solder bodies used to connect to the next-level device array so that a 3-dimensional system of packaged devices is formed.Type: ApplicationFiled: June 25, 2009Publication date: December 10, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Gregory E. HOWARD, Vikas GUPTA, Darvin R. EDWARDS
-
Publication number: 20080023805Abstract: One embodiment of the invention is a semiconductor system (1400) of arrays (1401, 1402, etc.) of packaged devices. Each array includes a sheet-like substrate (1411, 1412, etc.) made of insulating material integral with conductive horizontal lines and vertical vias, and terminals on the surfaces. Semiconductor components, which may include more than one active or passive chips, or chips of different sizes, are attached to the substrate; the electrical connections may include flip-chip, wire bond, or combination techniques. Encapsulation compound (1412, 1422, etc.), which adheres to the substrate, embeds the connected components. Metal posts (1431, 1432, etc.) traverse the encapsulation compound vertically, connecting the substrate vias with pads on the encapsulation surface. The pads are covered with solder bodies used to connect to the next-level device array so that a 3-dimensional system of packaged devices is formed.Type: ApplicationFiled: July 26, 2006Publication date: January 31, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Gregory E. Howard, Vikas Gupta, Darvin R. Edwards
-
Patent number: 7296168Abstract: A predictive power regulation apparatus and method that minimizes power and ground bounce in a logic device. The apparatus includes a predictor and a voltage or current smoothing device connected to the predictor. The voltage or current smoothing device outputs adjusted voltage or current to power and ground planes of the logic device. In one embodiment, the predictor includes an instruction scanner device and a look-up table connected to the instruction scanner device. The instruction scanner device determines the next instruction to be executed by the logic device. A voltage/current scheduling buffer connected to the look-up table contains voltage and current compensation and the time at which the voltage or current compensation should be requested from the voltage or current smoothing device. An alternative predictive power regulation apparatus is described that reduces power and ground bounce caused by the I/O buffer circuitry switching in the logic device.Type: GrantFiled: December 9, 2004Date of Patent: November 13, 2007Assignee: Texas Instruments IncorporatedInventor: Darvin R. Edwards
-
Patent number: 7291913Abstract: A custom-molded heat sink corresponds to an individual substrate and includes a heat sink lid having at least one cavity corresponding to at least one die mounted on a substrate. A conductive layer is deposited in the at least one cavity that substantially fills the space between the at least one cavity and the at least one die when the lid is coupled to the substrate.Type: GrantFiled: September 30, 2005Date of Patent: November 6, 2007Assignee: Texas Instruments IncorporatedInventor: Darvin R. Edwards
-
Patent number: 7267861Abstract: A metal interconnect structure (100) comprising a bond pad (101), which has copper with at least 70 volume percent composed of crystal grains expanding more than 1 ?m in their main direction, and 30 or less volume percent composed of crystal grains, which expand less than 1 ?m in their main crystal direction. A body (102) of tin alloy is in contact with the bond pad.Type: GrantFiled: May 31, 2005Date of Patent: September 11, 2007Assignee: Texas Instruments IncorporatedInventors: Darvin R. Edwards, Tz-Cheng Chiu, Kejun Zeng
-
Patent number: 7174194Abstract: A multiprocessor system (10) includes a plurality of processing modules, such as MPUs (12), DSPs (14), and coprocessors/DMA channels (16). Power management software (38) in conjunction with profiles (36) for the various processing modules and the tasks to executed are used to build scenarios which meet predetermined power objectives, such as providing maximum operation within package thermal constraints or using minimum energy. Actual activities associated with the tasks are monitored during operation to ensure compatibility with the objectives. The allocation of tasks may be changed dynamically to accommodate changes in environmental conditions and changes in the task list. Temperatures may be computed at various points in the multiprocessor system by monitoring activity information associated with various subsystems. The activity measurements may be used to compute a current power dissipation distribution over the die. If necessary, the tasks in a scenario may be adjusted to reduce power dissipation.Type: GrantFiled: August 17, 2001Date of Patent: February 6, 2007Assignee: Texas Instruments IncorporatedInventors: Gerard Chauvel, Dominique D'Inverno, Darvin R. Edwards
-
Patent number: 6979899Abstract: A custom-molded heat sink corresponds to an individual substrate and includes a heat sink lid having at least one cavity corresponding to at least one die mounted on a substrate. A conductive layer is deposited in the at least one cavity that substantially fills the space between the at least one cavity and the at least one die when the lid is coupled to the substrate.Type: GrantFiled: December 31, 2003Date of Patent: December 27, 2005Assignee: Texas Instruments IncorportedInventor: Darvin R. Edwards
-
Patent number: 6950310Abstract: A self-leveling heat sink includes a spring-arm device having at least one aperture and at least one spring-arm is coupled to a substrate. The substrate has at least one package mounted thereon, so that when the spring-arm device is mounted to the substrate the at least one package passes through the at least one aperture. A heat sink operable to remove heat from the at least one package has at least one heat sink post operable to receive a heat sink clip located at the distal end of each of the at least one spring-arms. Each of the at least one spring-arms extending from an inside edge of the at least one aperture and operable to couple the heat sink to the at least one package.Type: GrantFiled: December 31, 2003Date of Patent: September 27, 2005Assignee: Texas Instruments IncorporatedInventor: Darvin R. Edwards
-
Patent number: 6730541Abstract: A wafer-scale assembly apparatus for integrated circuits and a method for forming the wafer-scale assembly are disclosed. A semiconductor wafer including a plurality of circuits is provided with a plurality of metal contact pads as electrical entry and exit ports. A first wafer-scale patterned polymer film carrying solder balls for each of the contact pads on the wafer is positioned opposite the wafer, and the wafer and the film are aligned. The film is brought into contact with the wafer. Radiant energy in the near infrared spectrum is applied to the backside of the wafer, heating the wafer uniformly and rapidly without moving the semiconductor wafer. Thermal energy is transferred through the wafer to the surface of the wafer and into the solder balls, which reflow onto the contact pads, while the thermal stretching of the polymer film is mechanically compensated. The uniformity of the height of the liquid solder balls is controlled either by mechanical stoppers or by the precision linear motion of motors.Type: GrantFiled: November 5, 1998Date of Patent: May 4, 2004Assignee: Texas Instruments IncorporatedInventors: Katherine G. Heinen, Darvin R. Edwards, Elizabeth G. Jacobs
-
Approach to structurally reinforcing the mechanical performance of silicon level interconnect layers
Patent number: 6586839Abstract: A conductive via pattern (110) between the uppermost metal interconnect layer (Mn) and next underlying metal interconnect layer (Mn−1) in the bond pad areas strengthens the interlevel dielectric (ILD3) between metal layers (Mn and Mn−1). The conductive via layer (110) may, for example, comprise parallel rails (114) or a grid of cross-hatch rails (116). By spreading the stress concentration laterally, the conductive via layer (110) inhibits micro-cracking from stress applied to the bond pad (112).Type: GrantFiled: August 23, 2001Date of Patent: July 1, 2003Assignee: Texas Instruments IncorporatedInventors: Michael F. Chisholm, Darvin R. Edwards, Gregory B. Hotchkiss, Reynaldo Rincon, Viswanathan Sundararaman -
Patent number: 6450397Abstract: A method of fabricating solder columns. The method includes the step of providing a substrate having predesignated locations thereon for fabrication of solder columns. An extrusion mold is provided which has apertures extending therethrough and a pair of opposing surfaces. The predesignated locations are aligned with the apertures along one of the surfaces and a solder tape is provided over the other of the opposing surfaces and over the apertures. The portion of the solder tape over the apertures is extruded through the apertures to the one of the surfaces. The portion of the solder tape is heated to at least its flow temperature by heating the substrate and optionally also heating the extrusion mold. The step of extruding comprises the steps of providing a plunger having a plurality of fingers, each finger aligned with an aperture and driving the fingers through the solder tape to drive the solder tape over the apertures to the one of the surfaces.Type: GrantFiled: August 18, 2000Date of Patent: September 17, 2002Assignee: Texas Instruments IncorporatedInventor: Darvin R. Edwards