Patents by Inventor David Maciorowski
David Maciorowski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10571954Abstract: Examples herein disclose an identification of a set of skew requirements corresponding to a set of data signals. Based on the set of skew requirements, the examples prioritize an order of transmission for the set of data signals. The example queue the set of data signals in accordance with the prioritized order.Type: GrantFiled: April 25, 2016Date of Patent: February 25, 2020Assignee: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LPInventors: David Maciorowski, Christopher Kroeger
-
Publication number: 20180307264Abstract: Examples herein disclose an identification of a set of skew requirements corresponding to a set of data signals. Based on the set of skew requirements, the examples prioritize an order of transmission for the set of data signals. The example queue the set of data signals in accordance with the prioritized order.Type: ApplicationFiled: April 25, 2016Publication date: October 25, 2018Inventors: David Maciorowski, Christopher Kroeger
-
Patent number: 10101963Abstract: Some examples comprise a memory device including a memory region accessible by a receiving processing unit and a plurality of sending processing units, the memory region including a set of memory buffers identified by a set of buffer identifiers; a first FIFO buffer for communicating a first buffer identifier from the receiving processing unit to any of the sending processing units, the first buffer identifier corresponding to a memory buffer available for use by the any one sending processing unit in sending data to the receiving processing unit; and a second FIFO buffer for communicating a second buffer identifier to the receiving processing unit from any of the sending processing units, the second buffer identifier corresponding to a memory buffer containing data being sent to the receiving unit.Type: GrantFiled: August 16, 2016Date of Patent: October 16, 2018Assignee: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LPInventors: Eric Thomas, Jennifer Veronica Hack, David Maciorowski
-
Publication number: 20180052659Abstract: Some examples comprise a memory device including a memory region accessible by a receiving processing unit and a plurality of sending processing units, the memory region including a set of memory buffers identified by a set of buffer identifiers; a first FIFO buffer for communicating a first buffer identifier from the receiving processing unit to any of the sending processing units, the first buffer identifier corresponding to a memory buffer available for use by the any one sending processing unit in sending data to the receiving processing unit; and a second FIFO buffer for communicating a second buffer identifier to the receiving processing unit from any of the sending processing units, the second buffer identifier corresponding to a memory buffer containing data being sent to the receiving unit.Type: ApplicationFiled: August 16, 2016Publication date: February 22, 2018Inventors: Eric Thomas, Jennifer Veronica Hack, David Maciorowski
-
Patent number: 9384102Abstract: Redundant, fault-tolerant management fabric for multipartition servers are disclosed. In an exemplary embodiment, a method comprises connecting a plurality of rack system components to a first network segment, the connection including at least two physical links sharing a single network address. The method also comprises monitoring communications paths in the first network segment. The method also comprises switching communications from the first network segment to a failover network segment if there is a failure in any of the communications paths in the first network segment.Type: GrantFiled: December 15, 2009Date of Patent: July 5, 2016Assignee: Hewlett Packard Enterprise Development LPInventors: David Maciorowski, Wendy Wiehardt, Ted Cross, Michael Young
-
Publication number: 20140244874Abstract: A logic module for restoring stability to an unstable bus. The logic module includes logic for detecting that a communications error has occurred on the bus. The logic module also includes logic for stabilizing a slave device operating in a read mode. The logic module further includes logic for stabilizing the slave device operating in a write mode. The stabilizing of the slave device operating in a write mode occurs after stabilizing the slave device operating in a read mode.Type: ApplicationFiled: May 7, 2014Publication date: August 28, 2014Applicant: Hewlett-Packard Development Company, L.P.Inventors: Mike Erickson, David Maciorowski
-
Patent number: 8799545Abstract: A method for restoring stability to an unstable bus includes cycling a clock of the bus a number of times, transmitting a stop bit, cycling a clock line of the bus at least one time and transmitting a stop bit immediately after an acknowledgment bit has been received by a bus master.Type: GrantFiled: February 26, 2010Date of Patent: August 5, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Mike Erickson, David Maciorowski
-
Patent number: 8533528Abstract: A system comprising a plurality of subsystems and a master power sequencer. Each of the plurality of subsystems is coupled to an associated power switch and an associated slave power sequencer. The master power sequencer is coupled to each of the slave power sequencers and each of the power switches. Upon a slave power sequencer identifying a fault with its associated subsystem, the master power sequencer determines whether to provide power to any other subsystem. Further, the master power sequencer is configured to send a signal to each of the power switches indicating whether to provide power to the subsystem associated with each of the power switches.Type: GrantFiled: December 16, 2009Date of Patent: September 10, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventor: David Maciorowski
-
Publication number: 20120331196Abstract: A method for restoring stability to an unstable bus includes cycling a clock of the bus a number of times, transmitting a stop bit, cycling a clock line of the bus at least one time and transmitting a stop bit immediately after an acknowledgment bit has been received by a bus master.Type: ApplicationFiled: February 26, 2010Publication date: December 27, 2012Inventors: Mike Erickson, David Maciorowski
-
Patent number: 8237579Abstract: A system comprising a clock board comprising a clock generator, a first board comprising an indicator and coupled to said clock board. The clock generator generates a clock signal, and the first board is configured to receive said clock signal. The first board further comprises a clock synchronizing unit that synchronizes a reference signal with said clock signal and generates a blink cadence signal based on said reference signal. The blink cadence signal is configured to drive the indicator of said first board. A failure by said first board to receive said clock signal causes the clock synchronizing unit of said first board to maintain the reference signal and generate said blink cadence signal based on said reference signal.Type: GrantFiled: December 11, 2009Date of Patent: August 7, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventor: David Maciorowski
-
Patent number: 8214702Abstract: Apparatus and other embodiments associated with a distributed Joint Test Access Group (JTAG) test bus controller (TBC) architecture are described. One example method includes providing first on-board scan programming (OSP) data to a first circuit board configured with a first TBC and located in a computer. The example method also includes providing second OSP data to a second circuit board configured with a second test bus controller and located in the same computer. The example method also includes controlling OSP to be performed at least partially in parallel on the first circuit board and the second circuit board.Type: GrantFiled: November 9, 2009Date of Patent: July 3, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventors: David Maciorowski, Christopher Shawn Kroeger
-
Publication number: 20110145630Abstract: Redundant, fault-tolerant management fabric for multipartition servers are disclosed. In an exemplary embodiment, a method comprises connecting a plurality of rack system components to a first network segment, the connection including at least two physical links sharing a single network address. The method also comprises monitoring communications paths in the first network segment. The method also comprises switching communications from the first network segment to a failover network segment if there is a failure in any of the communications paths in the first network segment.Type: ApplicationFiled: December 15, 2009Publication date: June 16, 2011Inventors: David Maciorowski, Wendy Wiehardt
-
Publication number: 20110145655Abstract: Example apparatus and methods virtualize a circuit disposed between an input/output (I/O) hub and an I/O device. The I/O hub is configured to communicate PCIe slot control and status signals with an I/O device via an interface. The example apparatus and methods selectively intercept and transform signals passing between the I/O hub and the I/O device. The example apparatus and methods may also provide intercepted signals to a sideband monitor.Type: ApplicationFiled: December 11, 2009Publication date: June 16, 2011Inventors: Mike ERICKSON, David MACIOROWSKI
-
Publication number: 20110140905Abstract: A system comprising a clock board comprising a clock generator, a first board comprising an indicator and coupled to said clock board. The clock generator generates a clock signal, and the first board is configured to receive said clock signal. The first board further comprises a clock synchronizing unit that synchronizes a reference signal with said clock signal and generates a blink cadence signal based on said reference signal. The blink cadence signal is configured to drive the indicator of said first board. A failure by said first board to receive said clock signal causes the clock synchronizing unit of said first board to maintain the reference signal and generate said blink cadence signal based on said reference signal.Type: ApplicationFiled: December 11, 2009Publication date: June 16, 2011Inventor: David MACIOROWSKI
-
Publication number: 20110145604Abstract: A system comprising a plurality of subsystems and a master power sequencer. Each of the plurality of subsystems is coupled to an associated power switch and an associated slave power sequencer. The master power sequencer is coupled to each of the slave power sequencers and each of the power switches. Upon a slave power sequencer identifying a fault with its associated subsystem, the master power sequencer determines whether to provide power to any other subsystem. Further, the master power sequencer is configured to send a signal to each of the power switches indicating whether to provide power to the subsystem associated with each of the power switches.Type: ApplicationFiled: December 16, 2009Publication date: June 16, 2011Inventor: David MACIOROWSKI
-
Publication number: 20110113297Abstract: Apparatus and other embodiments associated with a distributed Joint Test Access Group (JTAG) test bus controller (TBC) architecture are described. One example method includes providing first on-board scan programming (OSP) data to a first circuit board configured with a first TBC and located in a computer. The example method also includes providing second OSP data to a second circuit board configured with a second test bus controller and located in the same computer. The example method also includes controlling OSP to be performed at least partially in parallel on the first circuit board and the second circuit board.Type: ApplicationFiled: November 9, 2009Publication date: May 12, 2011Inventors: David MACIOROWSKI, Christopher Shawn KROEGER
-
Patent number: 7694091Abstract: One embodiment of a non-volatile memory system comprises block-accessible non-volatile memory, random access memory arranged to be linearly addressable by a processor as part of the processor's memory address space, to be read from and written to by the processor, and logic interposed between the block-accessible non-volatile memory and the random access memory and arranged to write parts of the content of the random access memory in blocks to blocks of the non-volatile, block-accessible memory. The logic is arranged to monitor processor writes to the random access memory, and to write blocks of the random access memory that differ from a most recent copy in the non-volatile, block-accessible memory to the non-volatile, block-accessible memory.Type: GrantFiled: October 23, 2006Date of Patent: April 6, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: J. Michael Andrewartha, James Hess, David Maciorowski, Edward A. Cross
-
Publication number: 20080098157Abstract: One embodiment of a non-volatile memory system comprises block-accessible non-volatile memory, random access memory arranged to be linearly addressable by a processor as part of the processor's memory address space, to be read from and written to by the processor, and logic interposed between the block-accessible non-volatile memory and the random access memory and arranged to write parts of the content of the random access memory in blocks to blocks of the non-volatile, block-accessible memory. The logic is arranged to monitor processor writes to the random access memory, and to write blocks of the random access memory that differ from a most recent copy in the non-volatile, block-accessible memory to the non-volatile, block-accessible memory.Type: ApplicationFiled: October 23, 2006Publication date: April 24, 2008Inventors: J. Michael Andrewartha, James Hess, David Maciorowski, Edward A. Cross
-
Publication number: 20060047878Abstract: Systems, methodologies, media, and other embodiments associated with general purpose event register blocks are described. One example system embodiment can include a general purpose event (GPE) register logic that can be configurable to provide multiple system control interrupt (SCI) output signals and be configurable to map selected event signals to selected SCI output signals where the multiple SCI output signals can be routed to multiple partitioned computer systems.Type: ApplicationFiled: August 25, 2004Publication date: March 2, 2006Inventors: Daniel Zilavy, David Maciorowski
-
Patent number: 6918027Abstract: A system, such as a complex computer system, incorporates several programmable logic devices coupled to load their configuration code from associated EEPROMs; typically this load is automatic on powerup. The EEPROMs connect to one of several serial busses, typically JTAG busses, connecting the EEPROMs with a common configuration logic. A processor is configured to write programmable logic configuration code from its memory through the common configuration logic and over the serial busses into the EEPROMs. The processor is also capable of connecting to a network and fetching configuration code for writing to the EEPROMs.Type: GrantFiled: July 30, 2001Date of Patent: July 12, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: Paul Mantey, Mike Erickson, David Maciorowski