Patents by Inventor David Michael Bull
David Michael Bull has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7793082Abstract: An integrated circuit includes processing pipeline stages formed of an input register, processing circuit and an output register. The output register employs speculative sampling and uses a subsequent speculation period during which any change in its input is detected and used to indicate a speculation error. In order to reduce the chances of a race condition giving rise to a false positive detection of a speculation error due to a too rapid signal propagation through the processing circuitry a transparent latch is disposed at the approximate midpoint, measured in terms of propagation delay, within the processing circuitry. This transparent latch is non-transmissive during the speculation period of the output register so as to prevent any new signal propagating from the input register during the speculation period from reaching the output register.Type: GrantFiled: December 14, 2006Date of Patent: September 7, 2010Assignee: ARM LimitedInventors: David Michael Bull, Shidhartha Das
-
Publication number: 20100134148Abstract: Transition detection circuitry for detecting during multiple clock cycles, transitions occurring within a detection period in each of said multiple clock cycles at a plurality of nodes within a circuit is disclosed. The transition detection circuitry comprises: a clock signal generator for generating a detection clock signal from a clock signal clocking a sampling element within said circuit, said detection clock signal defining said detection period; a plurality of transition detectors for detecting transitions at respective ones of said plurality of nodes during said detection period, each of said plurality of transition detectors being clocked by said detection clock signal; and combining circuitry for combining said detected transitions output by said plurality of transition detectors to generate a composite transition detection signal.Type: ApplicationFiled: November 19, 2009Publication date: June 3, 2010Applicant: ARM LIMITEDInventor: David Michael Bull
-
Patent number: 7701240Abstract: An integrated circuit 2 has a specified range of runtime-variable operating parameters. Data processing circuits 4 within the integrated circuit 2 have associated error detection and error repair mechanisms 6. When operating within a narrow typical-case range of runtime-variable operating parameters the data processing circuits 4 operate correctly and substantially without error. When operating outside of this typical-case range but inside the specified range of permitted values for the run-time variable operating parameters, then the error detection and error repair circuit 6 operate to repair the errors which occur.Type: GrantFiled: December 13, 2005Date of Patent: April 20, 2010Assignees: ARM Limited, The Regents of the University of MichiganInventors: Krisztian Flautner, David Michael Bull, Todd Michael Austin, David Theodore Blaauw, Trevor Nigel Mudge
-
Publication number: 20100064287Abstract: A processor 2 is responsive to a stream of program instructions to issue program instructions under control of scheduling circuitry 6 to respective execution units 24 for execution. The execution units 24 can include error detecting circuitry 32 for detecting a change in an output signal which occurs after the output signal has latched and during an error detecting period following the latching of the output signal. The scheduling circuitry 6 is arranged so as to suppress issue of program instructions to an execution unit 24 having such error detecting circuitry 32 on consecutive processing cycles.Type: ApplicationFiled: July 21, 2009Publication date: March 11, 2010Applicant: ARM LimitedInventors: David Michael Bull, Emre Ozer, Shidhartha Das
-
Publication number: 20100064109Abstract: A data processing apparatus is provided comprising processing circuitry for executing multiple program threads. At least one storage unit is shared between the multiple program threads and comprises multiple entries, each entry for storing a storage item either associated with a high priority program thread or a lower priority program thread. A history storage for retaining a history field for each of a plurality of blocks of the storage unit is also provided. On detection of a high priority storage item being evicted from the storage unit as a result of allocation to that entry of a lower priority storage item, the history field for the block containing that entry is populated with an indication of the evicted high priority storage item.Type: ApplicationFiled: September 11, 2008Publication date: March 11, 2010Applicant: ARM LimitedInventors: David Michael Bull, Emre Ozer
-
Patent number: 7653795Abstract: A method and integrated circuit for accessing data in a pipelined data processing apparatus in which the operating conditions of the pipelined data processing apparatus are such that metastable signals may occur on at least the boundaries of the pipelined stages is disclosed.Type: GrantFiled: February 8, 2008Date of Patent: January 26, 2010Assignee: ARM LimitedInventor: David Michael Bull
-
Publication number: 20090282281Abstract: To prevent short path errors from occurring in systems having error detection and recovery mechanisms, functional elements are combined to form compound functional units comprising at least two evaluation stages, each evaluation stage including at least one functional element. At least one functional element includes error detection/recovery circuitry. The flow of input values to the first evaluation stage in the compound functional unit is controlled so that the input values are changed at most every second clock cycle.Type: ApplicationFiled: October 2, 2008Publication date: November 12, 2009Inventors: David Michael Bull, Ganesh Suryanarayan Dasika
-
Patent number: 7574314Abstract: A circuit for a data processing apparatus and a method for detecting spurious signals is disclosed, the circuit comprising a data input operable to receive digital signal values, spurious signal detection logic operable to monitor a digital signal value within the circuit, and to determine at least one of: a safe time window during which it is expected that the digital signal values input into the circuit may cause data transitions in the monitored digital signal value and a transition time window in which it is expected a data transition will occur; and in response to detecting either a data transition in the monitored digital signal value outside of the at least one safe time window or no data transition in the transition window, the spurious signal detection logic is operable to output a detection signal.Type: GrantFiled: September 17, 2007Date of Patent: August 11, 2009Assignee: ARM LimitedInventors: Simon Andrew Ford, David Michael Bull, Alastair David Reid
-
Publication number: 20090161442Abstract: A data processing system comprising a memory array having a plurality of memory cells (240-246) and read circuitry (310,320) for reading a logic value stored in one of the plurality of memory cells. The read circuitry (310,320) is operable perform two substantially simultaneous reads of the stored logic value. A voltage controller is provided and is operable to selectively vary a level of a supply voltage to the memory array. Detection circuitry is provided (330) for detecting, in dependence upon the two substantially simultaneous reads, when the supply voltage level causes the read result to be unreliable.Type: ApplicationFiled: December 2, 2005Publication date: June 25, 2009Applicant: ARM LIMITEDInventors: David New, Paul Darren Hoxey, David Michael Bull, Shidhartha Das
-
Publication number: 20090106616Abstract: An integrated circuit 2 is provided with a plurality of pipeline stages 10. These pipeline stages 10 have speculative processing control circuitry 12 which permits speculative processing in downstream pipeline stages and triggers a first error recovery operation (partial pipeline flushing) if such speculative processing is determined to be based upon an error. The pipeline stage 10 further includes speculative error detecting circuitry 14 which generates a prediction nc regarding whether or not the processing circuitry 18 will produce an error. This prediction is used to trigger a second error recovery operation (partial pipeline stall). This second error recovery operation has a lower performance penalty than the first error recovery operation.Type: ApplicationFiled: October 14, 2008Publication date: April 23, 2009Applicant: ARM LIMITEDInventors: Emre Ozer, David Michael Bull, Shidhartha Das
-
Publication number: 20080250271Abstract: An instruction processing pipeline 6 is provided. This has error detection and error recovery circuitry 20 associated with one or more of the pipeline stages. If an error is detected within a signal value within that pipeline stage, then it can be repaired. Part of the error recovery may be to flush upstream program instructions from the instruction pipeline 6. When multi-threading, only those instructions from a thread including an instruction which has been lost as a consequence of the error recovery need to be flushed from the instruction pipeline 6. Instruction can also be selected for flushing in dependence upon characteristics such as privileged level, number of dependent instructions etc.Type: ApplicationFiled: March 14, 2008Publication date: October 9, 2008Applicant: ARM LIMITEDInventors: Emre Ozer, Shidhartha Das, David Michael Bull
-
Publication number: 20080209152Abstract: A method and integrated circuit for accessing data in a pipelined data processing apparatus in which the operating conditions of the pipelined data processing apparatus are such that metastable signals may occur on at least the boundaries of the pipelined stages is disclosed.Type: ApplicationFiled: February 8, 2008Publication date: August 28, 2008Applicant: ARM LimitedInventor: David Michael Bull
-
Publication number: 20080097713Abstract: A circuit for a data processing apparatus is disclosed, said circuit comprising a data input operable to receive digital signal values, said circuit comprising: spurious signal detection logic operable to monitor a digital signal value within said circuit, and determine at least one of: a safe time window during which it is expected that said digital signal values input into said circuit may cause data transitions in said monitored digital signal value and a transition time window in which it is expected a data transition will occur; and in response to detecting either a data transition in said monitored digital signal value outside of said at least one safe time window or no data transition in said transition window, said spurious signal detection logic is operable to output a detection signal.Type: ApplicationFiled: September 17, 2007Publication date: April 24, 2008Applicant: ARM LimitedInventors: Simon Andrew Ford, David Michael Bull, Alastair David Reid
-
Publication number: 20080086624Abstract: An integrated circuit 2 includes processing pipeline stages formed of an input register 8, processing circuit 10?, 10? and an output register 12. The output register 12 employs speculative sampling and uses a subsequent speculation period during which any change in its input is detected and used to indicate a speculation error. In order to reduce the chances of a race condition giving rise to a false positive detection of a speculation error due to a too rapid signal propagation through the processing circuitry 10?, 10?, a transparent latch 14 is disposed at the approximate midpoint, measured in terms of propagation delay, within the processing circuitry 10?, 10?. This transparent latch 14 is non-transmissive during the speculation period of the output register 12 so as to prevent any new signal propagating from the input register 8 during the speculation period from reaching the output register 12.Type: ApplicationFiled: December 14, 2006Publication date: April 10, 2008Applicant: ARM LimitedInventors: David Michael Bull, Shidhartha Das
-
Patent number: 7320091Abstract: An integrated circuit includes a plurality of processing stages each including processing logic 1014, a non-delayed signal-capture element 1016, a delayed signal-capture element 1018 and a comparator 1024. The non-delayed signal-capture element 1016 captures an output from the processing logic 1014 at a non-delayed capture time. At a later delayed capture time, the delayed signal-capture element 1018 also captures a value from the processing logic 1014. An error detection circuit 1026 and error correction circuit 1028 detect and correct random errors in the delayed value and supplies an error-checked delayed value to the comparator 1024. The comparator 1024 compares the error-checked delayed value and the non-delayed value and if they are not equal this indicates that the non-delayed value was captured too soon and should be replaced by the error-checked delayed value.Type: GrantFiled: April 21, 2005Date of Patent: January 15, 2008Assignees: ARM Limited, University of MichiganInventors: David T. Blaauw, David Michael Bull, Shidhartha Das
-
Publication number: 20070268755Abstract: A memory circuit is provided comprising a memory cell, a pair of conducting lines operable to signal the logic state of the memory cell and read circuitry operable to perform a read operation by detecting a voltage level of at least one of the pair of conducting lines. The memory circuit comprises a pull-down circuit having an on configuration in which it is operable to pull-down a voltage level of at least one of the pair of conducting lines so as to affect the read operation and an off-configuration in which the pull-down circuit cannot affect the read operation. Control circuitry is provided to control whether the pull-down circuit is in the on configuration or the off configuration. The memory circuit can be incorporated in a data processing apparatus and a method of operating a memory circuit is provided in which a pull-down circuit is controlled to be in an on configuration or in an off configuration.Type: ApplicationFiled: May 19, 2006Publication date: November 22, 2007Applicant: ARM LimitedInventors: David New, Paul Darren Hoxey, David Michael Bull, Shidhartha Das
-
Patent number: 7263015Abstract: A signal capture element for providing a first pre-charged logic level as first and second interim address portion signals during a pre-charged period and outputting during an evaluate period an address portion logic level as the first interim address portion signal and an inverted address portion logic level as the second interim address portion signal. First and second address portion signals are derivable respectively from first and second interim address portion signals. An inverter circuit for outputting to an address decoder during a pre-charged period a second pre-charged logic level as the first and second address portion signals. The inverter circuit having transfer characteristics that maintain voltage levels such that the first and second address portion signals are interpreted to be at the second pre-charged logic level despite the first or second interim address portion signal failing to transition to a valid logic level during the evaluate period.Type: GrantFiled: November 7, 2005Date of Patent: August 28, 2007Assignees: ARM Limited, The Regents of the University of MichiganInventors: David Theodore Blaauw, David Michael Bull, Shidhartha Das
-
Patent number: 7260001Abstract: A memory for storing data comprising a fast data reading mechanism operable to sense one or more signal values dependent upon a data value stored in said memory so as to generate a first signal transition indicative of said data value and used to generate a fast read result that is output from said memory for further processing; a slow data reading mechanism operable to sense said one or more signal values dependent upon said data value so as to generate a second signal transition indicative of said data value and used to generate a slow read result available after said fast read result, said slow read result being less prone to error than said fast read result; a comparator operable to compare said fast read result and said slow read result and to generate an error signal if said fast read result does not match said slow read result; and a timing checker coupled to said fast data reading mechanism and operable to detect that said first signal transition was generated within a predetermined time and generateType: GrantFiled: May 30, 2006Date of Patent: August 21, 2007Assignee: ARM LimitedInventor: David Michael Bull
-
Patent number: 6826670Abstract: The present invention relates to a technique for accessing memory units in a data processing apparatus. The data processing apparatus comprises of plurality of memory units for storing data values, a processor core for issuing an access request specifying an access to be made to the memory units in relation to a data value, and a memory controller for performing the access specified by the access request. Attribute generation logic is provided for determining from the access request one or more predetermined attributes verifying which of the memory units should be used when performing the access. However, the memory controller does not wait until such determination has been performed by the attribute generation logic before beginning the access.Type: GrantFiled: May 31, 2002Date of Patent: November 30, 2004Assignee: ARM LimitedInventors: Peter Guy Middleton, David Michael Bull, Gary Campbell
-
Patent number: 6785179Abstract: A memory circuit 2 includes a plurality of memory cells 4, 6 which are subject to memory access operations. These memory access operations serve to selectively discharge one or more of the bit lines A, Abar, B, Bbar associated with the memory cells 4, 6. During a subsequent precharge operation serving to restore the precharged voltage levels of the bit lines A, Abar, B Bbar charge sharing is performed between non-accessed bit lines and those which have been accessed and accordingly at least partially discharged. Also the precharging circuits 12, 14, 16, 18 associated with the non-accessed bit lines contribute towards the precharging operation.Type: GrantFiled: June 19, 2003Date of Patent: August 31, 2004Assignee: Arm LimitedInventors: David Michael Bull, Paul Darren Hoxey