Patents by Inventor David Novosel
David Novosel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8208312Abstract: A non-volatile memory cell and associated programming methods that allow for integration of non-volatile memory with other CMOS integrated circuitry utilizing standard CMOS processing. The non-volatile memory cell includes an antifuse element having a programming node and a capacitor element coupled to the antifuse element and configured to provide one or more voltage pulses to the programming node. The antifuse element is configured to have a changed resistivity after the programming node is subjected to the one or more voltage pulses, the change in resistivity representing a change in logic state. The antifuse element comprises a MOS transistor, its gate being coupled to one of the programming node and a control node, and its source and drain being coupled to the other one of the programming node and the control node. The MOS transistor is formed in a well and the source, drain and well are coupled to the same voltage level.Type: GrantFiled: September 22, 2010Date of Patent: June 26, 2012Assignee: Novocell Semiconductor, Inc.Inventors: Walter Novosel, Ethan Sieg, Gary Craig, David Novosel, Elaine Novosel, legal representative
-
Patent number: 8199590Abstract: A multiple time programmable non-volatile memory element and associated programming methods that allow for integration of non-volatile memory with other CMOS integrated circuitry utilizing standard CMOS processing. The multiple time programmable non-volatile memory element includes a capacitor, an access transistor that is electrically coupled to the capacitor at a connection node, and a plurality of one time programmable non-volatile memory cells. Each of the plurality of one time programmable non-volatile memory cells is electrically coupled to the connection node and includes a select transistor that is electrically coupled to an antifuse element. The antifuse element is configured to have changed resistivity in response to one or more voltage pulses received at the connection node, the change in resistivity representing a change in logic state.Type: GrantFiled: September 24, 2010Date of Patent: June 12, 2012Assignee: Novocell Semiconductor, Inc.Inventors: Walter Novosel, Ethan Sieg, Timothy Fiscus, David Novosel, Elaine Novosel, legal representative
-
Patent number: 8134859Abstract: A non-volatile memory cell including an antifuse element having a programming node and a control node, a capacitor element, a precharge element, an access element, and a leakage element. The antifuse element is configured to have changed resistivity (representing a change in logic state) after the programming node is subjected to one or more voltage pulses. The capacitor element, coupled to the programming node, is configured to provide the one or more voltage pulses to the programming node. The precharge element, coupled to the programming node, is configured to increase the one or more voltage pulses provided to the programming to node. The access element, coupled to the control node, is configured to allow determination of the logic state of the antifuse element based on current flow through the access element. The leakage element is coupled to the control node and configured to modify the current flowing through the access element when the resistivity of the antifuse element has not been changed.Type: GrantFiled: September 24, 2010Date of Patent: March 13, 2012Assignee: Novocell Semiconductor, Inc.Inventors: Walter Novosel, Ethan Sieg, Gary Craig, David Novosel, Elaine Novosel, legal representative
-
Publication number: 20120025322Abstract: Reduced-step CMOS processes for low-cost integrated circuits (ICs) and, more particularly, low-cost radio frequency identification (RFID) devices are disclosed. The CMOS processes disclosed provide sufficient device performance and reliability while reducing the number and complexity of required process steps, thereby reducing the cost for manufacturing ICs. By recognizing the particular needs for low-cost integrated circuits such as RFID devices (for example, reduced needs for performance, power and longevity) and by identifying a reduced set of CMOS process steps, an advantageous solution is achieved for producing low-cost integrated circuits and low-cost RFID devices.Type: ApplicationFiled: August 10, 2011Publication date: February 2, 2012Applicant: IDENTIFI TECHNOLOGIES, INC.Inventor: David Novosel
-
Publication number: 20100270624Abstract: Reduced-step CMOS processes for low-cost integrated circuits (ICs) and, more particularly, low-cost radio frequency identification (RFID) devices are disclosed. The CMOS processes disclosed provide sufficient device performance and reliability while reducing the number and complexity of required process steps, thereby reducing the cost for manufacturing ICs. By recognizing the particular needs for low-cost integrated circuits such as RFID devices (for example, reduced needs for performance, power and longevity) and by identifying a reduced set of CMOS process steps, an advantageous solution is achieved for producing low-cost integrated circuits and low-cost RFID devices.Type: ApplicationFiled: July 6, 2010Publication date: October 28, 2010Applicant: IDENTIFI TECHNOLOGIES, INC.Inventor: David Novosel
-
Patent number: 7772063Abstract: Reduced-step CMOS processes for low-cost integrated circuits (ICs) and, more particularly, low-cost radio frequency identification (RFID) devices are disclosed. The CMOS processes disclosed provide sufficient device performance and reliability while reducing the number and complexity of required process steps, thereby reducing the cost for manufacturing ICs. By recognizing the particular needs for low-cost integrated circuits such as RFID devices (for example, reduced needs for performance, power and longevity) and by identifying a reduced set of CMOS process steps, an advantageous solution is achieved for producing low-cost integrated circuits and low-cost RFID devices.Type: GrantFiled: August 11, 2004Date of Patent: August 10, 2010Assignee: Identifi Technologies, Inc.Inventor: David Novosel
-
Publication number: 20060033167Abstract: Reduced-step CMOS processes for low-cost integrated circuits (ICs) and, more particularly, low-cost radio frequency identification (RFID) devices are disclosed. The CMOS processes disclosed provide sufficient device performance and reliability while reducing the number and complexity of required process steps, thereby reducing the cost for manufacturing ICs. By recognizing the particular needs for low-cost integrated circuits such as RFID devices (for example, reduced needs for performance, power and longevity) and by identifying a reduced set of CMOS process steps, an advantageous solution is achieved for producing low-cost integrated circuits and low-cost RFID devices.Type: ApplicationFiled: August 11, 2004Publication date: February 16, 2006Inventor: David Novosel
-
Patent number: 6816427Abstract: A method and related embedded memories are disclosed for utilizing voltage gradients to guide dielectric breakdowns for non-volatile memory elements. Non-volatile memory cells and associated programming methods are also disclosed that allow for the integration of non-volatile memory with other intergrated curcuitry utilizing the standard CMOS processing used to manufacture the CMOS circuitry. The non-volatile memory cell includes an antifuse element having a programming node and a capacitor coupled to the programming node. The antifuse element includes a MOS transistor having its source and drain connected to one or more voltage levels, having a gate that provides the programming node, and having a dielectric layer that provides an antifuse function by breaking down when subjected to a plurality of voltage pulses applied through the capacitor element. To guide the breakdown locations within the dielectric, one or more voltage gradients are generated within the antifuse element to concentration current flow.Type: GrantFiled: November 27, 2002Date of Patent: November 9, 2004Assignee: Novocell Semiconductor, Inc.Inventors: David Novosel, Gary S. Craig
-
Patent number: 6775171Abstract: A method and related embedded memories are disclosed for utilizing voltage gradients to guide dielectric breakdowns for non-volatile memory elements. Non-volatile memory cells and associated programming methods are also disclosed that allow for the integration of non-volatile memory with other integrated circuitry utilizing the standard CMOS processing used to manufacture the CMOS circuitry. The non-volatile memory cell includes an antifuse element having a programming node and a capacitor coupled to the programming node. The antifuse element includes a MOS transistor having its source and drain connected to one or more voltage levels, having a gate that provides the programming node, and having a dielectric layer that provides an antifuse function by breaking down when subjected to a plurality of voltage pulses applied through the capacitor element. To guide the breakdown locations within the dielectric, one or more voltage gradients are generated within the antifuse element to concentration current flow.Type: GrantFiled: November 27, 2002Date of Patent: August 10, 2004Assignee: Novocell Semiconductor, Inc.Inventors: David Novosel, Gary S. Craig
-
Patent number: 6775197Abstract: A non-volatile memory cell and associated programming methods are disclosed that allow for the integration of non-volatile memory with other integrated circuitry utilizing the standard CMOS processing used to manufacture the CMOS circuitry. A capacitor element is used to provide programming voltages to the non-volatile memory cell. And in one embodiment, the non-volatile memory cell includes an antifuse element having a programming node and a capacitor coupled to the programming node, such that the antifuse element is configured to have reduced resistivity after the programming node is subjected to one or more voltage pulses with the change in resistivity representing a change in logic state, and such that the capacitor element is configured to provide the voltage pulses to the programming node.Type: GrantFiled: November 27, 2002Date of Patent: August 10, 2004Assignee: Novocell Semiconductor, Inc.Inventors: David Novosel, Gary S. Craig
-
Publication number: 20040100850Abstract: A non-volatile memory cell and associated programming methods are disclosed that allow for the integration of non-volatile memory with other integrated circuitry utilizing the standard CMOS processing used to manufacture the CMOS circuitry. A capacitor element is used to provide programming voltages to the non-volatile memory cell. And in one embodiment, the non-volatile memory cell includes an antifuse element having a programming node and a capacitor coupled to the programming node, such that the antifuse element is configured to have reduced resistivity after the programming node is subjected to one or more voltage pulses with the change in resistivity representing a change in logic state, and such that the capacitor element is configured to provide the voltage pulses to the programming node.Type: ApplicationFiled: November 27, 2002Publication date: May 27, 2004Inventors: David Novosel, Gary S. Craig
-
Publication number: 20040100848Abstract: A method and related embedded memories are disclosed for utilizing voltage gradients to guide dielectric breakdowns for non-volatile memory elements. Non-volatile memory cells and associated programming methods are also disclosed that allow for the integration of non-volatile memory with other integrated circuitry utilizing the standard CMOS processing used to manufacture the CMOS circuitry. The non-volatile memory cell includes an antifuse element having a programming node and a capacitor coupled to the programming node. The antifuse element includes a MOS transistor having its source and drain connected to one or more voltage levels, having a gate that provides the programming node, and having a dielectric layer that provides an antifuse function by breaking down when subjected to a plurality of voltage pulses applied through the capacitor element. To guide the breakdown locations within the dielectric, one or more voltage gradients are generated within the antifuse element to concentration current flow.Type: ApplicationFiled: November 27, 2002Publication date: May 27, 2004Inventors: David Novosel, Gary S. Craig
-
Publication number: 20040100849Abstract: A method and related embedded memories are disclosed for utilizing a plurality of voltage pulses to program non-volatile memory elements. Non-volatile memory cells and associated programming methods are also disclosed that allow for the integration of non-volatile memory with other integrated circuitry utilizing the standard CMOS processing used to manufacture the CMOS circuitry. The non-volatile memory cell includes an antifuse element having a programming node and a capacitor coupled to the programming node. To write the antifuse element, a plurality of voltage pulses are used to provide a rapid series of charge flows through the antifuse element. The antifuse element includes a MOS transistor having its source and drain connected to one or more voltage levels, having a gate that provides the programming node, and having a dielectric layer that provides an antifuse function by breaking down when subjected to a plurality of voltage pulses applied through the capacitor element.Type: ApplicationFiled: November 27, 2002Publication date: May 27, 2004Inventors: David Novosel, Gary S. Craig
-
Patent number: 6175262Abstract: The present invention relates to a booster circuit including a first P-MOS transistor, the source of which is connected to a high voltage line; a second N-MOS transistor, the drain of which is connected to a first supply potential and the source of which is connected to the drain of the first transistor; a first capacitor connected between the gate of the first transistor and a terminal of reception of a first clock signal; a second capacitor connected between the gate of the second transistor and the reception terminal for the first clock signal; a third capacitor connected between the drain of the first transistor and a reception terminal for a second clock signal, complementary to the first clock signal; two precharge diodes the first capacitor from the high voltage line; and one precharge diode for the second capacitor.Type: GrantFiled: December 31, 1997Date of Patent: January 16, 2001Assignee: SGS-Thomson Microelectronics S.A.Inventors: Laurent Savelli, David Novosel
-
Patent number: 6158613Abstract: A voice announcement medication storage and dispensing device for patients. The storage and dispensing device comprises a medical storage portion and a closure portion with data storage means disposed within the closure portion. The device is activated by access to the storage container and can be programmed with medication information including medication dosage, schedule, medical warnings and patient information. The medication storage and dispensing device has a self-contained power source with a data processing and memory chip and electronic data interface with audio data output.Type: GrantFiled: June 4, 1998Date of Patent: December 12, 2000Assignee: Voice Based Products, Inc.Inventors: David Novosel, Alexandra M. Pladys
-
Patent number: 5828596Abstract: A semiconductor memory device includes a ferroelectric memory having a non-volatile operation mode and a volatile operation mode; an input terminal to which an input signal indicating a voltage level of a power source voltage is input; a first signal generating circuit outputting a first control signal for regulating activation and inactivation of the non-volatile operation mode to the ferroelectric memory; and a second signal generating circuit outputting a second control signal for regulating the activation and inactivation of the non-volatile operation mode to the first signal generating circuit, based on the input signal. The non-volatile operation mode and the volatile operation mode are automatically switched with each other in accordance with changes in the voltage level of the power source voltage under a first operation condition, and only the volatile operation mode is activated under a second operation condition.Type: GrantFiled: September 26, 1996Date of Patent: October 27, 1998Assignee: Sharp Kabushiki KaishaInventors: Hidekazu Takata, Thomas Mnich, David Novosel
-
Patent number: 5737260Abstract: A reference scheme for a Dynamic Shadow Random Access Memory which provides a reference voltage circuit used for determining the data state of a ferroelectric memory cell operating in either dynamic (DRAM) or nonvolatile (NVRAM) modes. The reference voltage circuit includes two ferroelectric capacitors with associated data state setting transistors such that in either DRAM or NVRAM operating mode, the two capacitors store opposite data states. The circuit also includes means for alternating the data state of each capacitor. In operation, the ferroelectric capacitors are discharged to associated bitlines producing voltages which are averaged to derive a half-state reference voltage level. The reference voltage is used to determine the state of an associated memory cell. Additionally, a ferroelectric memory circuit is provided which includes an array of reference voltage circuits configured and operated in a manner to reduce the fatigue and imprinting experienced by the reference capacitors.Type: GrantFiled: March 27, 1996Date of Patent: April 7, 1998Assignee: Sharp Kabushiki KaishaInventors: Hidekazu Takata, Thomas Mnich, David Novosel
-
Patent number: 5703804Abstract: A semiconductor memory device includes: a plurality of bit lines disposed on a substrate; a plurality of word lines and a plurality of data lines disposed on the substrate in a direction crossing with the bit lines; a plurality of memory cells disposed in a matrix at portions corresponding to respective crossing points of the bit lines and the word lines, each of the plurality of memory cells having at least one switching transistor and at least one ferroelectric capacitor including a ferroelectric film as an insulating film to form a non-volatile ferroelectric memory storing information by a polarization direction of the ferroelectric film; a substrate voltage generating circuit which supplies a negative substrate voltage to the substrate; and a power-on reset circuit which output and applies a predetermined positive voltage to the word lines during a time period from a power-on until the substrate voltage is stabilized.Type: GrantFiled: September 26, 1996Date of Patent: December 30, 1997Assignee: Sharp Kabushiki K.K.Inventors: Hidekazu Takata, Thomas Mnich, David Novosel
-
Patent number: 4888497Abstract: The generator has an input stage (I) including a voltage divider for dividing the voltage between the power supply and the ground, having a node constituting the output of the input stage, and by a positive-feedback threshold loop, driven by another node of the voltage divider to make the voltage in the output node rise sharply when the voltage in the other node exceeds a threshold. A first Schmitt trigger (T1) is driven by the voltage rise front supplied by the input stage; and a former of output pulses (F) comprising a second Schmitt trigger (T2) is driven by circuit means adapted to directly apply to the second Schmitt trigger the voltage front arriving from the first Schmitt trigger and to restore the original voltage level with a preset delay.Type: GrantFiled: April 28, 1988Date of Patent: December 19, 1989Assignee: SGS Thomson Microelectronics spaInventors: Marco Dallabora, Roberto Gastaldi, David Novosel
-
Patent number: 4874965Abstract: A power-on reset circuit for supplying a reset pulse when a supply voltage rises above a preset threshold includes a reference voltage generator connected between the supply voltage and ground for supplying a reference signal having a constant preset value when the supply voltage is greater than the preset threshold. A supply follower provides an input signal which follows the supply voltage with a preset reduction factor. A bistable comparator having a first input driven by the reference signal and a second input driven by the input signal switches from a first state to a second state when the input signal exceeds the reference signal.Type: GrantFiled: November 25, 1987Date of Patent: October 17, 1989Assignee: SGS Microelettronica S.p.A.Inventors: Giovanni Campardo, David Novosel