Patents by Inventor Dean S. Susnow
Dean S. Susnow has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7689853Abstract: Commands are passed between first and second asynchronous clock domains. Unique coded command signals are inserted into a data stream transmitted from the first asynchronous clock domain to the second asynchronous clock domain. They are passed without change from the first asynchronous clock domain to the second asynchronous clock domain through an elastic buffer. The unique coded command signals are then decoded in receiver circuitry in the second asynchronous clock domain. Process circuitry in the second asynchronous clock domain is controlled according to the decoded command signals.Type: GrantFiled: March 4, 2004Date of Patent: March 30, 2010Assignee: Intel CorporationInventor: Dean S. Susnow
-
Patent number: 7570659Abstract: A technique for de-skewing a group of serial data signals respectively outputted from a group of data lanes includes simultaneously feeding a test signal to inputs of the group of data lanes and monitoring respective outputs thereof. A predetermined data element of the test signal outputted from each of the group of data lanes is respectively detected and respective elapsed times from the detection of the predetermined data element outputted from each of the group of data lanes to the detection that the predetermined data element has been outputted from all of the group of data lanes are measured. The group of serial data signals are then de-skewed by respectively delaying them in accordance with their respective measured elapsed times. The test signal may include the predetermined data element, a lane identifier, and a predetermined number of additional data symbols, the predetermined data element being a predetermined data character.Type: GrantFiled: December 10, 2005Date of Patent: August 4, 2009Assignee: Intel CorporationInventors: Dean S. Susnow, Richard D. Reohr, Jr.
-
Patent number: 7450583Abstract: A device to create, receive, and transmit packets of data in a packet switching network. This device employs a direct memory access packet controller which would interface between memory contained within a computer system and a packet switched network. This direct memory access packet controller would utilize one or more micro-engines that would dynamically allocate buffer space to process received packets of data. This direct memory access packet controller would further utilize a transmit cell FIFO circuit to allocate buffer space to packets being transmitted. In addition, a sequencer would act to control the workflow of packets being received and transmitted.Type: GrantFiled: May 10, 2004Date of Patent: November 11, 2008Inventors: Tom E. Burton, Dominic J. Gasbarro, Brian M. Leitner, Dean S. Susnow
-
Patent number: 7352763Abstract: A device to create, receive, and transmit packets of data in a packet switching network. This device employs a direct memory access packet controller which would interface between memory contained within a computer system and a packet switched network. This direct memory access packet controller would utilize one or more micro-engines that would dynamically allocate buffer space to process received packets of data. This direct memory access packet controller would further utilize a transmit cell FIFO circuit to allocate buffer space to packets being transmitted. In addition, a sequencer would act to control the workflow of packets being received and transmitted.Type: GrantFiled: January 20, 2004Date of Patent: April 1, 2008Assignee: Intel CorporationInventors: Tom E. Burton, Dominic J. Gasbarro, Brian M. Leitner, Dean S. Susnow
-
Patent number: 7190667Abstract: Some embodiments of the present invention include data network comprising a host system having a host-fabric adapter; at least one remote system; a switch fabric which interconnects said host system via said host-fabric adapter to said remote system along different physical links for data communications; and at least one communication port provided in the host-fabric adapter of the host system including a set of transmit and receive buffers capable of sending and receiving data packets concurrently via respective transmitter and receiver at an end of a physical link, via the switched fabric, and a flow control mechanism utilized to prevent loss of data due to receive buffer overflow at the end of the physical link. Other embodiments are described and claims.Type: GrantFiled: April 26, 2001Date of Patent: March 13, 2007Assignee: Intel CorporationInventors: Dean S. Susnow, Richard D. Reohr, Jr.
-
Patent number: 7054331Abstract: A technique for de-skewing a group of serial data signals respectively outputted from a group of data lanes includes simultaneously feeding a test signal to inputs of the group of data lanes and monitoring respective outputs thereof. A predetermined data element of the test signal outputted from each of the group of data lanes is respectively detected and respective elapsed times from the detection of the predetermined data element outputted from each of the group of data lanes to the detection that the predetermined data element has been outputted from all of the group of data lanes are measured. The group of serial data signals are then de-skewed by respectively delaying them in accordance with their respective measured elapsed times. The test signal may include the predetermined data element, a lane identifier, and a predetermined number of additional data symbols, the predetermined data element being a predetermined data character.Type: GrantFiled: September 13, 2000Date of Patent: May 30, 2006Assignee: Intel CorporationInventors: Dean S. Susnow, Richard D. Reohr, Jr.
-
Patent number: 7003059Abstract: An Elastic Buffer is provided to process data in a computer network and a write controller is provided to control memory storage operation of such an Elastic Buffer. The write controller may comprise a comparator mechanism which detects if link data from a source contains an IDLE signal; a Jabber counter mechanism which counts each cycle of a link clock in which an IDLE signal is not detected, and resets the count each time the IDLE signal is detected, and which asserts a DISABLE signal for a single link clock cycle if a count value reaches a programmed time-out value; and a logic gate which logically combines outputs from the comparator mechanism and the Jabber counter mechanism to generate a Write control signal for prohibiting a corresponding link data sequence from being stored in memory storage of the Elastic Buffer so as to prevent data overflow in the memory storage.Type: GrantFiled: February 9, 2000Date of Patent: February 21, 2006Assignee: Intel CorporationInventors: Dean S. Susnow, Richard D. Reohr, Jr.
-
Publication number: 20040208174Abstract: A device to create, receive, and transmit packets of data in a packet switching network. This device employs a direct memory access packet controller which would interface between memory contained within a computer system and a packet switched network. This direct memory access packet controller would utilize one or more micro-engines that would dynamically allocate buffer space to process received packets of data. This direct memory access packet controller would further utilize a transmit cell FIFO circuit to allocate buffer space to packets being transmitted. In addition, a sequencer would act to control the workflow of packets being received and transmitted.Type: ApplicationFiled: May 10, 2004Publication date: October 21, 2004Inventors: Tom E. Burton, Dominic J. Gasbarro, Brian M. Leitner, Dean S. Susnow
-
Publication number: 20040170196Abstract: Commands are passed between first and second asynchronous clock domains. Unique coded command signals are inserted into a data stream transmitted from the first asynchronous clock domain to the second asynchronous clock domain. They are passed without change from the first asynchronous clock domain to the second asynchronous clock domain through an elastic buffer. The unique coded command signals are then decoded in receiver circuitry in the second asynchronous clock domain. Process circuitry in the second asynchronous clock domain is controlled according to the decoded command signals.Type: ApplicationFiled: March 4, 2004Publication date: September 2, 2004Applicant: Intel CorporationInventor: Dean S. Susnow
-
Patent number: 6778548Abstract: A device to create, receive, and transmit packets of data in a packet switching network. This device employs a direct memory access packet controller which would interface between memory contained within a computer system and a packet switched network. This direct memory access packet controller would utilize one or more micro-engines that would dynamically allocate buffer space to process received packets of data. This direct memory access packet controller would further utilize a transmit cell FIFO circuit to allocate buffer space to packets being transmitted. In addition, a sequencer would act to control the workflow of packets being received and transmitted.Type: GrantFiled: June 26, 2000Date of Patent: August 17, 2004Assignee: Intel CorporationInventors: Tom E. Burton, Dominic J. Gasbarro, Brian M. Leitner, Dean S. Susnow
-
Publication number: 20040151176Abstract: A device to create, receive, and transmit packets of data in a packet switching network. This device employs a direct memory access packet controller which would interface between memory contained within a computer system and a packet switched network. This direct memory access packet controller would utilize one or more micro-engines that would dynamically allocate buffer space to process received packets of data. This direct memory access packet controller would further utilize a transmit cell FIFO circuit to allocate buffer space to packets being transmitted. In addition, a sequencer would act to control the workflow of packets being received and transmitted.Type: ApplicationFiled: January 20, 2004Publication date: August 5, 2004Inventors: Tom E. Burton, Dominic J. Gasbarro, Brian M. Leitner, Dean S. Susnow
-
Publication number: 20040151177Abstract: A device to create, receive, and transmit packets of data in a packet switching network. This device employs a direct memory access packet controller which would interface between memory contained within a computer system and a packet switched network. This direct memory access packet controller would utilize one or more micro-engines that would dynamically allocate buffer space to process received packets of data. This direct memory access packet controller would further utilize a transmit cell FIFO circuit to allocate buffer space to packets being transmitted. In addition, a sequencer would act to control the workflow of packets being received and transmitted.Type: ApplicationFiled: January 20, 2004Publication date: August 5, 2004Inventors: Tom E. Burton, Dominic J. Gasbarro, Brian M. Leitner, Dean S. Susnow
-
Patent number: 6751235Abstract: A communication link is synchronized by a network interface having a transmitter in a core clock domain different from the link clock domain of the communication link. A link synchronization state machine controls the link synchronization process. The functionality of the link synchronization state machine is partitioned so that some of the functions of the link synchronization process are performed by the transmitter in the core clock domain.Type: GrantFiled: June 27, 2000Date of Patent: June 15, 2004Assignee: Intel CorporationInventors: Dean S. Susnow, Richard D. Reohr, Jr.
-
Patent number: 6747997Abstract: A network interface controller connects a processing system to receive data from a network fabric through a serial link. The data on the link is clocked in a link clock domain that is different than the core clock domain of the network interface controller. A physical interface operates in the link clock domain. It has a pipeline architecture partitioned into an input register block, a decoder block and a link synchronization manager. The input register block receives the link clock and the data on the link, and transfers the data into the link clock domain. The decoder block has dual cascaded 8B/10B decoders receiving and decoding the data transferred by the input register block. The link synchronization manager manages the synchronization of the serial link according to the decoded data. An elastic buffer is connected to the output of the link synchronization manager. It is configured to output the decoded data in the core clock domain.Type: GrantFiled: June 13, 2000Date of Patent: June 8, 2004Assignee: Intel CorporationInventors: Dean S. Susnow, Richard D. Reohr, Jr.
-
Patent number: 6745353Abstract: Method and apparatus for link physical error tracking that includes a one or more shift registers, one or more counters, and a comparator. The shift register receives one or more status bits for an input data stream denoting whether bytes of the input data stream have a link physical error. The counter increments an error count when receiving at least one status bit that denotes a link physical error, and decrements the error count when receiving at least one status bit from an output of the shift register that denotes a link physical error. The comparator compares the error count with a maximum value. A retrain signal is generated if the error count becomes larger than or equal to the maximum value. The retrain signal may be used to signal that a connection between two nodes needs to be retrained to get the two nodes back into synchronization. Link physical errors that occur aligned and misaligned with a rising edge of a symbol clock are trackable.Type: GrantFiled: March 15, 2001Date of Patent: June 1, 2004Assignee: Intel CorporationInventors: Dean S. Susnow, Richard D. Reohr, Jr., Timothy Barilovits
-
Patent number: 6741602Abstract: A device, method and computer program to receive and identify incoming cell data transmitted to a cluster adapter as a request for acknowledgment from a fabric manager server so that the fabric manager server may configure a computer network. This device, method and computer allows for devices in the network to have many ports simultaneously connected to the network and still be able to receive the same request for acknowledgment on all ports without the request for acknowledgment being overwritten by other requests coming in on different ports on the same device. This is accomplished by using a fabric manager packet alias reception circuit embedded in each port to substitute the destination work queue field having a value of zero for the contents of a fabric management packet alias register located in each port.Type: GrantFiled: March 30, 2000Date of Patent: May 25, 2004Assignee: Intel CorporationInventors: Richard D. Reohr, Jr., Dean S. Susnow
-
Patent number: 6725388Abstract: Commands are passed between first and second asynchronous clock domains. Unique coded command signals are inserted into a data stream transmitted from the first asynchronous clock domain to the second asynchronous clock domain. They are passed without change from the first asynchronous clock domain to the second asynchronous clock domain through an elastic buffer. The unique coded command signals are then decoded in receiver circuitry in the second asynchronous clock domain. Process circuitry in the second asynchronous clock domain is controlled according to the decoded command signals.Type: GrantFiled: June 13, 2000Date of Patent: April 20, 2004Assignee: Intel CorporationInventor: Dean S. Susnow
-
Patent number: 6625768Abstract: A test bus architecture for testing an integrated circuit having a plurality of agents includes providing both a test block select signal and test function select signal to a plurality of select decoders respectively disposed in each of the plurality of agents. The test block select signal has a number of states at least equal to the number of agents and the test function select signal at least equal to a maximum number of internal signal groups of any one of the agents, each select decoder having at least one internal signal group which is outputted from circuitry to be tested within the agent of the select decoder. An output from each of the select decoders is fed to a test bus output such that a selected internal signal group is outputted to the test bus output upon the agent of the selected signal group being selected by the state of the test block select signal and the selected signal group being selected by the state of the test function select signal by the select decoder.Type: GrantFiled: March 29, 2000Date of Patent: September 23, 2003Assignee: Intel CorporationInventors: Richard D. Reohr, Jr., Dean S. Susnow, Brian M. Collins, Tom E. Burton, Dominic J. Gasbarro, Brian M. Leitner, Ni Jie
-
Patent number: 6594329Abstract: An NGIO Elastic Buffer is provided for enabling link data received from an NGIO link to be synchronized into a receiver clock domain of a data receiver responsible for processing that data in a computer network. Such Elastic Buffer may comprise a memory coupled to receive link data from a data transmitter and to store the link data in a plurality of addressable memory locations; a write control mechanism which operates at a link clock for selecting as a write address the address of a memory location of the memory to store the link data, and for preventing an IDLE signal included in the link data from being stored in the memory so as to prohibit data overflow in the memory; and a read control mechanism which operates at a receiver clock for selecting as a read address the address of a memory location of the memory to retrieve the link data as receiver data, and for inserting No-Operation (NOP) sequences into the receiver data when the memory is determined empty so as to prohibit data underflow in the memory.Type: GrantFiled: November 1, 1999Date of Patent: July 15, 2003Assignee: Intel CorporationInventor: Dean S. Susnow
-
Publication number: 20020159385Abstract: A data network comprising a host system having a host-fabric adapter; at least one remote system; a switch fabric which interconnects said host system via said host-fabric adapter to said remote system along different physical links for data communications; and at least one communication port provided in the host-fabric adapter of the host system including a set of transmit and receive buffers capable of sending and receiving data packets concurrently via respective transmitter and receiver at an end of a physical link, via the switched fabric, and a flow control mechanism utilized to prevent loss of data due to receive buffer overflow at the end of the physical link.Type: ApplicationFiled: April 26, 2001Publication date: October 31, 2002Inventors: Dean S. Susnow, Richard D. Reohr