Patents by Inventor Deepak Sekar
Deepak Sekar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10115663Abstract: A 3D semiconductor device, the device including: a first single crystal layer including a plurality of first transistors and a first metal layer, where the first metal layer includes interconnecting the first transistors forming a plurality of logic gates; a plurality of second transistors overlaying the first single crystal layer; a plurality of third transistors overlaying the second transistors; a second metal layer overlaying the third transistors; and Input/Output pads to provide connection to external devices, where the third transistors are aligned to the first transistors with less than 40 nm misalignment, where the first single crystal layer includes an Electrostatic Discharge (“ESD”) structure connected to at least one of the Input/Output pads, where at least one of the third transistors is a junction-less transistor, and where a memory cell includes at least one of the third transistors.Type: GrantFiled: March 6, 2018Date of Patent: October 30, 2018Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Brian Cronquist, Deepak Sekar
-
Patent number: 10043781Abstract: A 3D semiconductor device, the device including: a first single crystal layer including a plurality of first transistors; at least one metal layer interconnecting the first transistors, a portion of the first transistors forming a plurality of logic gates; a plurality of second transistors overlaying the first single crystal layer; at least one connection from the plurality of first transistors to a plurality of through silicon vias (TSVs); a plurality of third transistors overlaying the plurality of second transistors, where the plurality of second transistors are self-aligned to the plurality of third transistors having been processed following the same lithography step; and a first memory array and a second memory array, where the first memory array includes the plurality of second transistors and the second memory array includes the plurality of third transistors.Type: GrantFiled: February 25, 2018Date of Patent: August 7, 2018Assignee: MONOLITHIC 3D INC.Inventors: Deepak Sekar, Zvi Or-Bach, Brian Cronquist
-
Patent number: 10037691Abstract: An approach is provided in which an information handling system detects a traffic infraction of a driver driving a vehicle. In turn, the information handling system forms an infraction detection zone that includes a set of traffic control devices, and sends a set of configuration parameters to the set of traffic control devices. The information handling system then uses vehicle identification data in the set of configuration parameters to identify driving behaviors of the driver through the infraction detection zone and issues a citation based upon the identified driving behaviors.Type: GrantFiled: March 31, 2017Date of Patent: July 31, 2018Assignee: International Business Machines CorporationInventors: Deepak Sekar, William J. Shondelmyer
-
Publication number: 20180197812Abstract: A 3D semiconductor device, the device including: a first single crystal layer including a plurality of first transistors and a first metal layer, where the first metal layer includes interconnecting the first transistors forming a plurality of logic gates; a plurality of second transistors overlaying the first single crystal layer; a plurality of third transistors overlaying the second transistors; a second metal layer overlaying the third transistors; and Input/Output pads to provide connection to external devices, where the third transistors are aligned to the first transistors with less than 40 nm misalignment, where the first single crystal layer includes an Electrostatic Discharge (“ESD”) structure connected to at least one of the Input/Output pads, where at least one of the third transistors is a junction-less transistor, and where a memory cell includes at least one of the third transistors.Type: ApplicationFiled: March 6, 2018Publication date: July 12, 2018Applicant: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Brian Cronquist, Deepak Sekar
-
Publication number: 20180190619Abstract: A 3D semiconductor device, the device including: a first single crystal layer including a plurality of first transistors; at least one metal layer interconnecting the first transistors, a portion of the first transistors forming a plurality of logic gates; a plurality of second transistors overlaying the first single crystal layer; at least one connection from the plurality of first transistors to a plurality of through silicon vias (TSVs); a plurality of third transistors overlaying the plurality of second transistors, where the plurality of second transistors are self-aligned to the plurality of third transistors having been processed following the same lithography step; and a first memory array and a second memory array, where the first memory array includes the plurality of second transistors and the second memory array includes the plurality of third transistors.Type: ApplicationFiled: February 25, 2018Publication date: July 5, 2018Applicant: Monolithic 3D Inc.Inventors: Deepak Sekar, Zvi Or-Bach, Brian Cronquist
-
Patent number: 9953972Abstract: An Integrated Circuit device, including: first transistors and second transistors, where the first transistors and the second transistors each include a single crystal channel, where at least one of the second transistors overlays at least one of the first transistors with less than 1 micron distance apart, and where at least one of the second transistors is a dopant segregated schottky barrier transistor.Type: GrantFiled: March 27, 2017Date of Patent: April 24, 2018Assignee: MONOLITHIC 3D INC.Inventors: Deepak Sekar, Zvi Or-Bach, Brian Cronquist
-
Patent number: 9941275Abstract: An Integrated Circuit device, including: a first layer including first single crystal transistors; a second layer overlaying the first layer, the second layer including second single crystal transistors, where the second layer thickness is less than one micron, where a plurality of the first transistors is circumscribed by a first dice lane of at least 10 microns width, and there are no first conductive connections to the plurality of the first transistors that cross the first dice lane, where a plurality of the second transistors are circumscribed by a second dice lane of at least 10 microns width, and there are no second conductive connections to the plurality of the second transistors that cross the second dice lane, and at least one thermal conducting path from at least one of the second single crystal transistors to an external surface of the device.Type: GrantFiled: March 27, 2017Date of Patent: April 10, 2018Assignee: MONOLITHIC 3D INC.Inventors: Zvi Or-Bach, Brian Cronquist, Deepak Sekar
-
Patent number: 9911627Abstract: A method for processing a 3D semiconductor device, the method including: processing a first layer comprising first transistors, forming a first power distribution grid to provide power to the first transistors, processing a second layer overlying the first transistors and including second transistors, where the second layer includes a through layer via with diameter of less than 150 nm, forming a second power distribution grid overlaying the second transistors, where the first power distribution grid includes first power conductors and the second power distribution grid includes second power conductors, and where the second power conductors are substantially wider or thicker than the first power conductors, and where the device includes a plurality of vias to connect the second power distribution grid to the first power distribution grid.Type: GrantFiled: April 17, 2013Date of Patent: March 6, 2018Assignee: MONOLITHIC 3D INC.Inventors: Zvi Or-Bach, Brian Cronquist, Deepak Sekar
-
Patent number: 9860329Abstract: In an approach for delivering customized messages, a computer receives a request to initiate a communication, wherein the request includes a caller and at least one recipient. The computer determines an identifier associated with the caller and an identifier associated with the at least one recipient from the received request. The computer identifies the caller and the at least one recipient based on the corresponding determined identifiers. The computer retrieves data associated with the identified caller and the identified at least one recipient, wherein the data includes personal information, Internet browsing trends, and listening preferences. The computer determines customized messages for the identified caller and the identified at least one recipient based on the retrieved data associated with the identified caller and the at least one recipient. The computer delivers the determined customized messages to one or more of the identified caller and the identified at least one recipient.Type: GrantFiled: July 7, 2015Date of Patent: January 2, 2018Assignee: International Business Machines CorporationInventors: Michael E. Alexander, Amol A. Dhondse, Anand Pikle, Deepak Sekar, Gandhi Sivakumar
-
Publication number: 20170200716Abstract: An Integrated Circuit device, including: a first layer including first single crystal transistors; a second layer overlaying the first layer, the second layer including second single crystal transistors, where the second layer thickness is less than one micron, where a plurality of the first transistors is circumscribed by a first dice lane of at least 10 microns width, and there are no first conductive connections to the plurality of the first transistors that cross the first dice lane, where a plurality of the second transistors are circumscribed by a second dice lane of at least 10 microns width, and there are no second conductive connections to the plurality of the second transistors that cross the second dice lane, and at least one thermal conducting path from at least one of the second single crystal transistors to an external surface of the device.Type: ApplicationFiled: March 27, 2017Publication date: July 13, 2017Applicant: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Brian Cronquist, Deepak Sekar
-
Publication number: 20170200715Abstract: An Integrated Circuit device, including: first transistors and second transistors, where the first transistors and the second transistors each include a single crystal channel, where at least one of the second transistors overlays at least one of the first transistors with less than 1 micron distance apart, and where at least one of the second transistors is a dopant segregated schottky barrier transistor.Type: ApplicationFiled: March 27, 2017Publication date: July 13, 2017Applicant: Monolithic 3D Inc.Inventors: Deepak Sekar, Zvi Or-Bach, Brian Cronquist
-
Patent number: 9613887Abstract: An Integrated Circuit device, including: a base wafer including single crystal, the base wafer including a plurality of first transistors; at least one metal layer providing interconnection between at least a portion of the plurality of first transistors; a second layer of less than 2 micron thickness, the second layer including a plurality of second transistors, the second layer overlying the at least one metal layer; and at least one conductive structure constructed to provide power to a portion of the second transistors, where the provide power is controlled by at least one of the transistors.Type: GrantFiled: March 23, 2016Date of Patent: April 4, 2017Assignee: Monolithic 3D Inc.Inventors: Deepak Sekar, Zvi Or-Bach, Brian Cronquist
-
Publication number: 20170013135Abstract: In an approach for delivering customized messages, a computer receives a request to initiate a communication, wherein the request includes a caller and at least one recipient. The computer determines an identifier associated with the caller and an identifier associated with the at least one recipient from the received request. The computer identifies the caller and the at least one recipient based on the corresponding determined identifiers. The computer retrieves data associated with the identified caller and the identified at least one recipient, wherein the data includes personal information, Internet browsing trends, and listening preferences. The computer determines customized messages for the identified caller and the identified at least one recipient based on the retrieved data associated with the identified caller and the at least one recipient. The computer delivers the determined customized messages to one or more of the identified caller and the identified at least one recipient.Type: ApplicationFiled: July 7, 2015Publication date: January 12, 2017Inventors: Michael E. Alexander, Amol A. Dhondse, Anand Pikle, Deepak Sekar, Gandhi Sivakumar
-
Patent number: 9460978Abstract: A 3D semiconductor device, including: a first layer including first transistors; a second layer overlying the first transistors and including second transistors; wherein the second layer includes a through layer via with a diameter of less than 150 nm; and a Phase-Lock-Loop (PLL) circuit, where the Phase-Lock-Loop (PLL) circuit is connected to at least one input structure, and where the least one input structure is designed to connect an input to the device from external devices.Type: GrantFiled: April 17, 2013Date of Patent: October 4, 2016Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Brian Cronquist, Deepak Sekar
-
Patent number: 9460991Abstract: A 3D semiconductor device, including: a first layer including first transistors; a second layer overlying the first transistors and including second transistors; wherein the second layer includes a through layer via with a diameter of less than 150 nm; and a first circuit including at least one of the first transistors, and the first circuit has a first circuit output connected to at least one of the second transistors, wherein the at least one of the second transistors is connected to a device output that is designed to be connected to external devices, and wherein the at least one of the second transistors is substantially larger than the at least one of the first transistors.Type: GrantFiled: April 17, 2013Date of Patent: October 4, 2016Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Brian Cronquist, Deepak Sekar
-
Patent number: 9419031Abstract: An integrated device, including: a first mono-crystal layer including a plurality of image sensor pixels and alignment marks; an overlaying oxide on top of the first mono-crystal layer; and a second mono-crystal layer overlaying the oxide, where the second mono-crystal layer includes a plurality of single crystal transistors aligned to the alignment marks.Type: GrantFiled: August 18, 2014Date of Patent: August 16, 2016Assignee: MONOLITHIC 3D INC.Inventors: Zvi Or-Bach, Deepak Sekar
-
Publication number: 20160204085Abstract: An Integrated Circuit device, including: a base wafer including single crystal, the base wafer including a plurality of first transistors; at least one metal layer providing interconnection between at least a portion of the plurality of first transistors; a second layer of less than 2 micron thickness, the second layer including a plurality of second transistors, the second layer overlying the at least one metal layer; and at least one conductive structure constructed to provide power to a portion of the second transistors, where the provide power is controlled by at least one of the transistors.Type: ApplicationFiled: March 23, 2016Publication date: July 14, 2016Applicant: Monolithic 3D Inc.Inventors: Deepak Sekar, Zvi Or-Bach, Brian Cronquist
-
Patent number: 9385058Abstract: An Integrated Circuit device, including: a base wafer including first electronic circuits and a plurality of first single crystal transistors; at least one metal layer; and a second layer including second electronic circuits and a plurality of second single crystal transistors, the second layer overlying the at least one metal layer; the second layer includes a through layer via with a diameter of less than 150 nm; a portion of the first electronic circuits is circumscribed by a first dice lane, and there are no conductive connections to the portion of the first electronic circuits that cross the first dice lane; wherein a portion of the second electronic circuits is circumscribed by a second dice lane, and there are no conductive connections to the portion of the second electronic circuits that cross the second dice lane, and the second dice lane is overlaying and aligned to the first dice lane.Type: GrantFiled: March 14, 2013Date of Patent: July 5, 2016Assignee: MONOLITHIC 3D INC.Inventors: Zvi Or-Bach, Brian Cronquist, Deepak Sekar
-
Patent number: 9299641Abstract: A 3D device including: a first layer including first transistors, the first layer overlaid by at least one interconnection layer; a second layer including second transistors, the second layer overlaying the interconnection layer; a plurality of electrical connections connecting the second transistors with the interconnection layer; and at least one thermally conductive and electrically non-conductive contact, where the at least one thermally conductive and electrically non-conductive contact thermally connects the second layer to a top or bottom surface of the 3D device.Type: GrantFiled: June 23, 2015Date of Patent: March 29, 2016Assignee: MONOLITHIC 3D INC.Inventors: Deepak Sekar, Zvi Or-Bach, Brian Cronquist
-
Patent number: 9219005Abstract: A 3D IC based mobile system including: a first semiconductor layer including first mono-crystallized transistors, where the first mono-crystallized transistors are interconnected by at least one metal layer including aluminum or copper; a second layer including second mono-crystallized transistors and overlaying the at least one metal layer, where the at least one metal layer is in-between the first semiconductor layer and the second layer; a plurality of thermal paths between the second mono-crystallized transistors and a heat removal apparatus, where at least one of the plurality of thermal paths includes a thermal contact adapted to conduct heat and not conduct electricity; and a heat spreader layer between the second layer and the at least one metal layer.Type: GrantFiled: September 20, 2012Date of Patent: December 22, 2015Assignee: MONOLITHIC 3D INC.Inventors: Zvi Or-Bach, Deepak Sekar, Brian Cronquist, Ze'ev Wurman