Patents by Inventor Denis Foley
Denis Foley has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7345239Abstract: One disclosed system comprises a first channel for routing at least one of a plurality of cables in a first direction; a second channel for routing said at least one cable in a second direction; and a plurality of teeth spaced apart from one another and disposed in one of said first channel and said second channel, said teeth positioned to create spaces in-between said plurality of cables before said at least one cable transitions from said first direction to said second direction.Type: GrantFiled: December 11, 2003Date of Patent: March 18, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventors: Philip Tousignant, Denis Foley, Robert M. Mondor
-
Publication number: 20070226456Abstract: There is provided a system and a method for employing multiple processors in a computer system. More specifically, there is provided a computer system comprising a first cell board including a first central processing unit, a second central processing unit, and a first data agent coupled to the first and second central processing units and configured to transmit signals from the first and second central processing units to a first crossbar circuit. There is also provided a second cell board including a third central processing unit coupled to the first central processing unit via a point-to-point data link, a fourth central processing unit, and a second data agent coupled to the third and fourth central processing units and configured to transmit signals from the third and fourth central processing units to a second crossbar circuit.Type: ApplicationFiled: March 21, 2006Publication date: September 27, 2007Inventors: Mark Shaw, Stuart Berke, Denis Foley
-
Publication number: 20050126808Abstract: One disclosed system comprises a first channel for routing at least one of a plurality of cables in a first direction; a second channel for routing said at least one cable in a second direction; and a plurality of teeth spaced apart from one another and disposed in one of said first channel and said second channel, said teeth positioned to create spaces in-between said plurality of cables before said at least one cable transitions from said first direction to said second direction.Type: ApplicationFiled: December 11, 2003Publication date: June 16, 2005Inventors: Philip Tousignant, Denis Foley, Robert Mondor
-
Publication number: 20030131674Abstract: A method of testing a wooden structural member provides a quantitive estimate of the residual strength of the member. The method includes determining the presence of anomalies in each of a plurality of intersecting transverse paths through the structural member at a tested cross section of the structural member. A unit cross section of corresponding shape to the tested cross section has a plurality of predefined regions. For each region of the plurality of regions a determination is made that the region is suspect if each of the paths intersecting at the region has indicated an anomaly. A residual stiffness property for the cross section is calculated discounting at least some of the suspect regions. The calculated residual stiffness property may be displayed together with a visual representation of the cross section of the wooden structural member with the suspect regions highlighted.Type: ApplicationFiled: November 8, 2002Publication date: July 17, 2003Inventors: Alfred Denis Foley, Jeffry Paul Foley
-
Patent number: 6418176Abstract: A technique provides data from an information signal. The technique involves receiving the information signal in the forwarded clock device synchronously with a forwarded clock signal. The technique further involves recovering data contained within the information signal synchronously with a recovery clock signal such that the data is recovered with (i) a particular cycle latency when the recovery clock signal has an optimal rate for the forwarded clock device, and (ii) a different cycle latency when the recovery clock signal has a sub-optimal rate. The particular cycle latency may include more cycles than the different cycle latency. As such, the time latency may be shorter when the recovery clock signal has the sub-optimal rate.Type: GrantFiled: July 17, 1998Date of Patent: July 9, 2002Assignee: Compaq Information Technologies Group, L.P.Inventors: Steven Ho, Denis Foley
-
Patent number: 6360285Abstract: In accordance with the present invention, an apparatus includes a system bus having memory bank available signals. Coupled to the system bus are at least two memory modules, each having at least one memory bank. Each memory module includes a mechanism for associating each memory bank with one of the memory bank available signals. Further, each memory module includes logic for determining an availability status of each memory bank and for providing the associated memory bank busy signal with values reflecting the availability status of the memory bank. Additionally, at least two commander modules are coupled to the system bus and include logic, responsive to the memory bank available signals for preventing the commander module from gaining control of the system bus when the commander is attempting to access a memory bank determined to be unavailable. With such an arrangement, only commander modules seeking to access memory banks which are available will be allowed to gain control of the system bus.Type: GrantFiled: June 30, 1994Date of Patent: March 19, 2002Assignee: Compaq Computer CorporationInventors: David M. Fenwick, Denis Foley, David Hartwell, Ricky C. Hetherington, Dale R. Keck, Elbert Bloom
-
Patent number: 6256694Abstract: A commander module, coupled to a system bus including system bus control request signals and associated with one of the system bus control request signals, including means for determining whether control of the system bus is required and means for requesting control of the system bus, prior to determining whether such control is required, by asserting the associated system bus control request signal. A computer system including the system bus and at least two such commander modules coupled to the system bus and means for arbitrating for control of the system bus where the arbitrating means are coupled to and responsive to the system bus control request signals.Type: GrantFiled: June 30, 1994Date of Patent: July 3, 2001Assignee: Compaq Computer CorporationInventors: David M. Fenwick, Denis Foley, Stephen R. Van Doren
-
Patent number: 5848258Abstract: In accordance with the present invention, an apparatus includes a system bus having memory bank identification signals. Coupled to the system bus are at least two memory modules, each having at least one memory bank, and at least one commander module. The commander module contains decode logic which includes memory mapping registers associated with unique values to be driven on the memory bank identification signals. The memory banks contain compare logic including a virtual node identification register which stores a predetermined value to be compared with the value driven on the memory bank identification signals to determine if the memory bank is the target of the current transaction. Thus, memory banks need not decode the entire system bus address to determine if they are the target of the transaction which reduces the time required to complete a transaction with memory.Type: GrantFiled: September 6, 1996Date of Patent: December 8, 1998Assignee: Digital Equipment CorporationInventors: David M. Fenwick, Denis Foley, Stephen R. Van Doren, Dave Hartwell
-
Patent number: 5761731Abstract: A mechanism for ensuring the accurate and timely completion of atomic transactions by multiple nodes coupled to a memory via a common interconnect in a multiprocessor system includes a plurality of nodes coupled to a bus, the plurality of nodes including memory nodes, I/O nodes, and processor nodes. The memory nodes are each apportioned into a plurality of banks and together comprise the memory. Associated with each bank is a busy signal, indicating the availability of the bank of memory for transactions. A node may issue an atomic transaction to a block of memory data through the use of READ.sub.-- BANK.sub.-- LOCK and WRITE.sub.-- BANK.sub.-- UNLOCK instructions. The node executing the atomic transaction monitors the state of the busy signals of the banks, and when the bank is available, the node issues a READ.sub.-- BANK.sub.-- LOCK instruction, which sets the busy bit to indicate the unavailability of the bank. Upon the completion of the READ.sub.-- BANK.sub.-- LOCK instruction, the node issues a WRITE.Type: GrantFiled: May 19, 1997Date of Patent: June 2, 1998Assignee: Digital Equipment CorporationInventors: Stephen R. Van Doren, Denis Foley, David M. Fenwick
-
Patent number: 5758106Abstract: A commander module including means for determining whether control of a system bus is required, means for requesting control of the system bus, prior to determining whether such control is required, and means, responsive to the determining means, for indicating that control of the system bus is required. A computer system including the system bus and at least two such commander modules coupled to the system bus and including means for arbitrating for control of the system bus including means for granting control of the system bus to one of the commander modules indicating that control of the system bus is required and having the highest arbitration priority among those commander modules also indicating that control of the system bus is required.Type: GrantFiled: October 30, 1996Date of Patent: May 26, 1998Assignee: Digital Equipment CorporationInventors: David M. Fenwick, Denis Foley, Stephen R. Van Doren
-
Patent number: 5625805Abstract: A synchronous computer system is described. The system is a multiprocessor system having a bus system clock and a processor clock for each processor. The system includes a synchronous computer system bus and a plurality of circuit modules coupled to the synchronous bus with at least two of the modules having at least one processor, with the processor modules having the at least one processor which runs asynchronously to each of the other processors while the processor modules are synchronous to the system bus. The system further includes clock generator means for providing a corresponding plurality of clock signals and a plurality of conductors coupled between said clock generating means and said plurality of modules.Type: GrantFiled: June 30, 1994Date of Patent: April 29, 1997Assignee: Digital Equipment CorporationInventors: David M. Fenwick, Daniel Wissell, Richard Watson, Denis Foley
-
Patent number: 5566325Abstract: A memory system is provided which can adapt to being coupled to a bus capable of running at different clock speeds. The memory system is responsive to signals provided by a bus speed sensor for modifying the timing of row address strobe (RAS), column address strobe (CAS) and write enable (WE) signals. By modifying the timing of the RAS, CAS, and WE signals, the memory can be operated in systems capable of operating at a variety of bus speeds without suffering latency problems normally associated with changes in bus speed.Type: GrantFiled: June 30, 1994Date of Patent: October 15, 1996Assignee: Digital Equipment CorporationInventors: E. William Bruce, II, Dave Hartwell, David M. Fenwick, Denis Foley, Stephen R. Van Doren
-
Patent number: 5559987Abstract: A method and apparatus in a computer system for updating Duplicate Tag cache status information. The invention operates in a computer system having one or more processor modules coupled to a system bus operating in accordance with a SNOOPING bus protocol. Processor commands and addresses for modification of an entry of the processor's Duplicate Tag status information is provided by the processor to its address interface to the system bus. System bus command and address information is received and stored in a interface pipeline of the address interface. A determination is made as to whether the system bus commands and addresses in the interface pipeline are valid. If there are no valid system bus commands and addresses in the interface pipeline, the Duplicate Tag status information is updated without determining if the processor commands and addresses conflict with the system bus commands and addresses.Type: GrantFiled: June 30, 1994Date of Patent: September 24, 1996Assignee: Digital Equipment CorporationInventors: Denis Foley, Maurice B. Steinman, Stephen R. VanDoren
-
Patent number: 5537575Abstract: A method and apparatus in a computer system for handling cache memory victim data for updating main memory. The invention operates in a computer system having one or more processor modules coupled to main memory by a system bus operating in accordance with a SNOOPING bus protocol. Upon a processor executing a READ of one of the cache memory addresses, cache memory data corresponding to the cache memory address being READ is transmitted into the data interface from the cache memory data storage. The cache memory data is received accumulatively by the data interface during the execution of the READ of the cache memory address information. A determination is made as to whether the cache memory data corresponding to the cache memory address being READ is a cache memory victim. If the determination establishes that it is a cache memory victim, the processor issues a command for transmitting cache memory victim data to main memory over the system bus.Type: GrantFiled: June 30, 1994Date of Patent: July 16, 1996Inventors: Denis Foley, Douglas J. Burns, Stephen R. Van Doren