Patents by Inventor Desmond Jia Jun Loy
Desmond Jia Jun Loy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220149051Abstract: Structures for a non-volatile memory and methods of forming such structures. A gate electrode and a gate dielectric layer are formed over an active region with the gate dielectric layer between the gate electrode and the active region. A first doped region is formed in the active region, a second doped region is formed in the active region, and a source line is coupled to the second doped region. The first doped region is positioned in the active region at least in part beneath the gate dielectric layer, and the second doped region is positioned in the active region adjacent to the first doped region. The first doped region has a first conductivity type, and the second doped region has a second conductivity type opposite to the first conductivity type.Type: ApplicationFiled: January 21, 2022Publication date: May 12, 2022Inventors: Desmond Jia Jun Loy, Eng Huat Toh, Sriram Balasubramanian, Shyue Seng Tan
-
Patent number: 11302702Abstract: Structures for a non-volatile memory and methods of forming such structures. A gate electrode and a gate dielectric layer are formed over an active region with the gate dielectric layer between the gate electrode and the active region. A first doped region is formed in the active region, a second doped region is formed in the active region, and a source line is coupled to the second doped region. The first doped region is positioned in the active region at least in part beneath the gate dielectric layer, and the second doped region is positioned in the active region adjacent to the first doped region. The first doped region has a first conductivity type, and the second doped region has a second conductivity type opposite to the first conductivity type.Type: GrantFiled: December 2, 2019Date of Patent: April 12, 2022Assignee: GlobalFoundries Singapore Pte. Ltd.Inventors: Desmond Jia Jun Loy, Eng Huat Toh, Sriram Balasubramanian, Shyue Seng Tan
-
Publication number: 20220093860Abstract: The present disclosure generally relates to memory devices and methods of forming the same. More particularly, the present disclosure relates to resistive random-access (ReRAM) memory devices. The present disclosure provides a memory device including a dielectric layer having an opening, sidewalls along the opening, a first electrode in the opening, a resistive layer disposed upon the first electrode, an oxygen scavenging layer disposed upon the resistive layer, and a second electrode in contact with the oxygen scavenging layer. The oxygen scavenging layer includes a material that is different from the resistive layer and partially covers the resistive layer. The first electrode is electrically linked to the second electrode by the oxygen scavenging layer and the resistive layer.Type: ApplicationFiled: September 21, 2020Publication date: March 24, 2022Inventors: DESMOND JIA JUN LOY, ENG HUAT TOH, SHYUE SENG TAN
-
Publication number: 20220069013Abstract: Structures for a resistive memory element and methods of forming a structure for a resistive memory element. The resistive memory element includes a first switching layer, a second switching layer, a conductive spacer, a first electrode, and a second electrode. The first switching layer includes a portion positioned between the first electrode and the conductive spacer, the second switching layer includes a portion positioned between the second electrode and the conductive spacer, and the conductive spacer is positioned between the portion of the first switching layer and the portion of the second switching layer.Type: ApplicationFiled: September 1, 2020Publication date: March 3, 2022Inventors: Desmond Jia Jun Loy, Eng Huat Toh, Shyue Seng Tan
-
Publication number: 20220052114Abstract: The present disclosure generally relates to memory devices and methods of forming the same. More particularly, the present disclosure relates to resistive random-access (ReRAM) memory devices. The present disclosure provides a memory device including a first electrode, a dielectric cap above the first electrode, a second electrode laterally adjacent to the first electrode, in which an upper surface of the second electrode is substantially coplanar with an upper surface of the dielectric cap, and a resistive layer between the first electrode and the second electrode. An edge of the first electrode is electrically coupled to an edge of the second electrode by at least the resistive layer.Type: ApplicationFiled: August 16, 2020Publication date: February 17, 2022Inventors: DESMOND JIA JUN LOY, ENG HUAT TOH, SHYUE SENG TAN
-
Patent number: 11217747Abstract: A memory device may be provided including one or more bottom electrodes, one or more mask elements, one or more top electrodes and a switching layer. The bottom electrode(s) may include a first bottom electrode, the mask element(s) may include a first mask element and the top electrode(s) may include a first top electrode. The first mask element may be arranged over a first part of the first bottom electrode. The first top electrode may be arranged over and in contact with the first mask element. The switching layer may be arranged to extend over a second part of the first bottom electrode, and along a first side surface of the first mask element and further along a first side surface of the first top electrode. The first side surfaces of the first mask element and the first top electrode may face a same direction.Type: GrantFiled: February 27, 2020Date of Patent: January 4, 2022Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Desmond Jia Jun Loy, Eng Huat Toh, Shyue Seng Tan
-
Patent number: 11211555Abstract: A memory device may include at least one inert electrode, at least one mask element arranged over the at least one inert electrode, a switching layer arranged over the at least one mask element and the at least one inert electrode, and at least one active electrode arranged over the switching layer. Both of the at least one mask element and the switching layer may be in contact with a top surface of the at least one inert electrode. The switching layer in this memory device may thus include corners at which the conductive filaments may be confined. This memory device may be formed with a process that may utilize the at least one mask element to help reduce the chances of shorting between the inert and active electrodes.Type: GrantFiled: July 17, 2019Date of Patent: December 28, 2021Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Desmond Jia Jun Loy, Eng Huat Toh, Shyue Seng Tan
-
Publication number: 20210399055Abstract: A memory device may be provided, including first, second and third electrodes, first and second mask elements and a switching layer. The first mask element may be arranged over a portion of and laterally offset from the first electrode. The second electrode may be arranged over the first mask element. The second mask element may be arranged over the second electrode. The third electrode may be arranged over a portion of and laterally offset from the second mask element. The switching layer may be arranged between the first electrode and the third electrode, along a first side surface of the first mask element, a first side surface of the second electrode and a first side surface of the second mask element.Type: ApplicationFiled: June 17, 2020Publication date: December 23, 2021Inventors: Desmond Jia Jun LOY, Eng Huat TOH, Shyue Seng TAN
-
Publication number: 20210376235Abstract: A memory device may be provided, including a base insulating layer, a bottom electrode arranged within the base insulating layer, a substantially planar switching layer arranged over the base insulating layer and a substantially planar top electrode arranged over the switching layer in a laterally offset position relative to the bottom electrode.Type: ApplicationFiled: May 26, 2020Publication date: December 2, 2021Inventors: Desmond Jia Jun LOY, Eng Huat TOH, Shyue Seng TAN
-
Patent number: 11152380Abstract: A memory device may include a first conductivity region, and second and third conductivity regions arranged at least partially within the first conductivity region. The first and second conductivity regions may have a different conductivity type from at least a part of the third conductivity region. The memory device may include first and second gates arranged over the third conductivity region. The second conductivity region may be coupled to a source line, and the gates may be coupled to respective word lines. When a predetermined write voltage difference is applied between the source line and a word line, an oxide layer of the gate coupled to the word line may break down to form a conductive link between the gate electrode of the gate and the third conductivity region. The memory device may have a smaller cell area, and may be capable of operating at both higher and lower voltages.Type: GrantFiled: August 6, 2019Date of Patent: October 19, 2021Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Desmond Jia Jun Loy, Eng Huat Toh, Bin Liu, Shyue Seng Tan
-
Publication number: 20210273160Abstract: A memory device may be provided including one or more bottom electrodes, one or more mask elements, one or more top electrodes and a switching layer. The bottom electrode(s) may include a first bottom electrode, the mask element(s) may include a first mask element and the top electrode(s) may include a first top electrode. The first mask element may be arranged over a first part of the first bottom electrode. The first top electrode may be arranged over and in contact with the first mask element. The switching layer may be arranged to extend over a second part of the first bottom electrode, and along a first side surface of the first mask element and further along a first side surface of the first top electrode. The first side surfaces of the first mask element and the first top electrode may face a same direction.Type: ApplicationFiled: February 27, 2020Publication date: September 2, 2021Inventors: Desmond Jia Jun LOY, Eng Huat TOH, Shyue Seng TAN
-
Patent number: 11069743Abstract: Structures including non-volatile memory elements and methods of fabricating a structure including non-volatile memory elements. A first non-volatile memory element includes a first electrode, a second electrode, and a switching layer between the first electrode and the second electrode. A second non-volatile memory element includes a first electrode, a second electrode, and a switching layer between the first electrode and the second electrode. A first bit line is coupled to the first electrode of the first non-volatile memory element and to the first electrode of the second non-volatile memory element. A second bit line is coupled to the second electrode of the first non-volatile memory element.Type: GrantFiled: June 9, 2020Date of Patent: July 20, 2021Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Desmond Jia Jun Loy, Eng Huat Toh, Shyue Seng Tan
-
Patent number: 11050426Abstract: According to various embodiments, a logic gate device includes a transistor, a first resistor, a second resistor and a third resistor. The first resistor is connected between a first input terminal of the logic gate device and a gate terminal of the transistor. The second resistor is connected between a second input terminal of the logic gate device and the gate terminal. The third resistor is connected between a voltage supply terminal and a first terminal of the transistor. The logic gate device is configured to generate an output voltage at the first terminal based on input voltages received at the first input terminal and the second input terminal.Type: GrantFiled: March 12, 2020Date of Patent: June 29, 2021Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Desmond Jia Jun Loy, Eng Huat Toh, Shyue Seng Tan
-
Publication number: 20210167069Abstract: Structures for a non-volatile memory and methods of forming such structures. A gate electrode and a gate dielectric layer are formed over an active region with the gate dielectric layer between the gate electrode and the active region. A first doped region is formed in the active region, a second doped region is formed in the active region, and a source line is coupled to the second doped region. The first doped region is positioned in the active region at least in part beneath the gate dielectric layer, and the second doped region is positioned in the active region adjacent to the first doped region. The first doped region has a first conductivity type, and the second doped region has a second conductivity type opposite to the first conductivity type.Type: ApplicationFiled: December 2, 2019Publication date: June 3, 2021Inventors: Desmond Jia Jun Loy, Eng Huat Toh, Sriram Balasubramanian, Shyue Seng Tan
-
Publication number: 20210135101Abstract: A memory device may include at least one inert electrode, at least one active electrode, an insulating element arranged at least partially between the at least one active electrode and the at least one inert electrode, and a switching element arranged under the insulating element. The switching element may be arranged at least partially between the at least one active electrode and the at least one inert electrode. The switching element may include a first end and a second end contacting the at least one active electrode; and a middle segment between the first end and the second end, where the middle segment may at least partially contact the at least one inert electrode.Type: ApplicationFiled: November 4, 2019Publication date: May 6, 2021Inventors: Desmond Jia Jun LOY, Eng Huat TOH, Shyue Seng TAN, Steven SOSS
-
Publication number: 20210043637Abstract: A memory device may include a first conductivity region, and second and third conductivity regions arranged at least partially within the first conductivity region. The first and second conductivity regions may have a different conductivity type from at least a part of the third conductivity region. The memory device may include first and second gates arranged over the third conductivity region. The second conductivity region may be coupled to a source line, and the gates may be coupled to respective word lines. When a predetermined write voltage difference is applied between the source line and a word line, an oxide layer of the gate coupled to the word line may break down to form a conductive link between the gate electrode of the gate and the third conductivity region. The memory device may have a smaller cell area, and may be capable of operating at both higher and lower voltages.Type: ApplicationFiled: August 6, 2019Publication date: February 11, 2021Inventors: Desmond Jia Jun LOY, Eng Huat Toh, Bin Liu, Shyue Seng Tan
-
Publication number: 20210020834Abstract: A memory device may include at least one inert electrode, at least one mask element arranged over the at least one inert electrode, a switching layer arranged over the at least one mask element and the at least one inert electrode, and at least one active electrode arranged over the switching layer. Both of the at least one mask element and the switching layer may be in contact with a top surface of the at least one inert electrode. The switching layer in this memory device may thus include corners at which the conductive filaments may be confined. This memory device may be formed with a process that may utilize the at least one mask element to help reduce the chances of shorting between the inert and active electrodes.Type: ApplicationFiled: July 17, 2019Publication date: January 21, 2021Inventors: Desmond Jia Jun Loy, Eng Huat TOH, Shyue Seng TAN
-
Publication number: 20210013406Abstract: Structures for a non-volatile memory and methods of forming and using such structures. A resistive memory element includes a first electrode, a second electrode, and a switching layer arranged between the first electrode and the second electrode. A transistor includes a drain coupled with the second electrode. The switching layer has a top surface, and the first electrode is arranged on a first portion of the top surface of the switching layer. A hardmask, which is composed of a dielectric material, is arranged on a second portion of the top surface of the switching layer.Type: ApplicationFiled: September 30, 2020Publication date: January 14, 2021Inventors: Desmond Jia Jun Loy, Eng Huat Toh, Bin Liu, Shyue Seng Tan
-
Patent number: 10847720Abstract: Structures for a non-volatile memory and methods of forming and using such structures. A resistive memory element includes a first electrode, a second electrode, and a switching layer arranged between the first electrode and the second electrode. A transistor includes a drain coupled with the second electrode. The switching layer has a top surface, and the first electrode is arranged on a first portion of the top surface of the switching layer. A hardmask, which is composed of a dielectric material, is arranged on a second portion of the top surface of the switching layer.Type: GrantFiled: June 20, 2019Date of Patent: November 24, 2020Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Desmond Jia Jun Loy, Eng Huat Toh, Bin Liu, Shyue Seng Tan
-
Patent number: 10312442Abstract: Non-volatile memory (NVM) devices, resistive random access memory (RRAM) devices and methods for fabricating such devices are provided. In an exemplary embodiment, a non-volatile memory (NVM) device includes a first electrode and a second electrode positioned above the first electrode. Further, the NVM device includes a variable resistance material layer positioned between the first electrode and the second electrode. The variable resistance material layer contains magnesium oxide.Type: GrantFiled: September 21, 2017Date of Patent: June 4, 2019Assignee: Globalfoundries Singapore Pte. Ltd.Inventors: Danny Pak-Chum Shum, Desmond Jia Jun Loy, Wen Siang Lew