Patents by Inventor Diann-Fang Lin
Diann-Fang Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130065363Abstract: A method for manufacturing a chip packaging structure is disclosed. The manufacturing method includes steps of: providing a protection layer; forming a conductive trace layer on the protection layer; forming an adhesion layer on the conductive trace layer; placing a chip on the adhesion layer; and electrically connecting the chip to the conductive trace layer. Via these arrangements, the chip packaging structure made by the manufacturing method can have a smaller thickness.Type: ApplicationFiled: December 15, 2011Publication date: March 14, 2013Applicant: DAWNING LEADING TECHNOLOGY INC.Inventor: Diann-Fang Lin
-
Patent number: 8058102Abstract: The present invention discloses a semiconductor device package structure with redistribution layer (RDL) and through silicon via (TSV) techniques. The package structure comprises an electronic element which includes a dielectric layer on a backside surface of the electronic element, a plurality of first conductive through vias across through the electronic element and the dielectric layer, and a plurality of conductive pads accompanying the first conductive through vias on an active surface of the electronic element; a filler material disposed adjacent to the electronic element; a first redistribution layer disposed over the dielectric layer and the filler material, and connected to the first conductive through vias; a first protective layer disposed over the active surface of the electronic element, the conductive pads, and the filler material; and a second protective layer disposed over the redistribution layer, the dielectric layer, and the filler material.Type: GrantFiled: November 10, 2009Date of Patent: November 15, 2011Assignee: Advanced Chip Engineering Technology Inc.Inventors: Diann-Fang Lin, Yu-Shan Hu
-
Publication number: 20110209908Abstract: The present invention provides a conductor package structure comprising a redistribution layer. An adhesive layer is formed on the redistribution layer. An electronic element is formed on the adhesive layer. Conductors are forming signal connection between the surface of a filling material and the bottom of the filling material, wherein the filling material is filled in the space between the electronic element and the conductors.Type: ApplicationFiled: December 17, 2010Publication date: September 1, 2011Inventors: Diann-Fang Lin, Yu-Shan Hu
-
Publication number: 20110193216Abstract: The present invention discloses a semiconductor device package structure with redistribution layer (RDL) and through silicon via (TSV) techniques. The package structure comprises an electronic element which includes an dielectric layer on a backside surface of the electronic element, a plurality of first conductive through vias across through the electronic element and the dielectric layer, and a plurality of conductive pads accompanying with the first conductive through vias on an active surface of the electronic element; a filler material disposed adjacent to the electronic element; a first redistribution layer disposed over the dielectric layer and the filler material, and connected to the first conductive through vias; a first protective layer disposed over the active surface of the electronic element, the conductive pads, and the filler material; and a second protective layer disposed over the redistribution layer, the dielectric layer, and the filler material.Type: ApplicationFiled: April 21, 2011Publication date: August 11, 2011Inventors: Diann-Fang Lin, Yu-Shan Hu
-
Publication number: 20110180891Abstract: The present invention provides a conductor package structure comprising an optical sensor element. A filling material is filled around the optical sensor element. At least one conductor element is formed through the filling material from top side to the back side for signal connection. A redistribution layer is formed on the at least one conductor element and coupled to die pad of the optical sensor element. A transparent material is formed on the redistribution layer.Type: ApplicationFiled: August 26, 2010Publication date: July 28, 2011Inventors: Diann-Fang Lin, Yu-Shan Hu
-
Publication number: 20110108977Abstract: The present invention discloses a semiconductor device package structure with redistribution layer (RDL) and through silicon via (TSV) techniques. The package structure comprises an electronic element which includes a dielectric layer on a backside surface of the electronic element, a plurality of first conductive through vias across through the electronic element and the dielectric layer, and a plurality of conductive pads accompanying the first conductive through vias on an active surface of the electronic element; a filler material disposed adjacent to the electronic element; a first redistribution layer disposed over the dielectric layer and the filler material, and connected to the first conductive through vias; a first protective layer disposed over the active surface of the electronic element, the conductive pads, and the filler material; and a second protective layer disposed over the redistribution layer, the dielectric layer, and the filler material.Type: ApplicationFiled: November 10, 2009Publication date: May 12, 2011Inventors: Diann-Fang Lin, Yu-Shan Hu
-
Publication number: 20110031594Abstract: The present invention provides a conductor package structure that comprises a conductive base. An adhesive layer is formed on the conductive base. An electronic element is formed on the adhesive layer. Conductors form a signal connection between the surface of a filling material and the bottom of the filling material, wherein the filling material is filled in the space between the electronic element and the conductors.Type: ApplicationFiled: March 3, 2010Publication date: February 10, 2011Inventors: Diann-Fang Lin, Yu-Shan Hu
-
Publication number: 20110031607Abstract: The present invention provides a conductor package structure comprising a conductive base. An adhesive layer is formed on the conductive base. An electronic element is formed on the adhesive layer. Conductors are forming signal connection between the surface of a filling material and the bottom of the filling material, wherein the filling material is filled in the space between the electronic element and the conductors.Type: ApplicationFiled: August 6, 2009Publication date: February 10, 2011Inventors: Diann-Fang Lin, Yu-Shan Hu
-
Patent number: 7763494Abstract: The present invention provides a semiconductor device package with the multi-chips comprising a substrate with at least a die receiving through hole, connecting through holes structure and first contact pads on an upper surface and second contact pads on a lower surface of the substrate. At least a first die having first bonding pads is disposed within the die receiving through hole. A first adhesion material is formed under the die and a second adhesion material is filled in the gap between the die and sidewall of the die receiving though hole of the substrate. Then, a first bonding wire is formed to couple the first bonding pads and the first contact pads. Further, at least a second die having second bonding pads is placed on the first die. A second bonding wire is formed to couple to the second bonding pads and the first contact pads. A dielectric layer is formed on the first and second bonding wire, the first and second die and the substrate.Type: GrantFiled: July 9, 2008Date of Patent: July 27, 2010Assignee: Advanced Chip Engineering Technology, Inc.Inventors: Wen-Kun Yang, Diann-Fang Lin
-
Patent number: 7525185Abstract: The present invention provides a semiconductor device package having multi-chips with side-by-side configuration comprising a substrate with die receiving through holes, connecting through holes structure and first contact pads on an upper surface and second contact pads on a lower surface of the substrate. A first die having first bonding pads and a second die having second bonding pads are respectively disposed within the die receiving through holes. The first adhesion material is formed under the first and second die and the substrate, and the second adhesion material is filled in the gap between the first and second die and sidewall of the die receiving though holes of the substrate. Further, bonding wires are formed to couple between the first bonding pads and the first contact pads, between the second bonding pads and the first contact pads. A dielectric layer is formed on the bonding wires, the first and second die and the substrate.Type: GrantFiled: March 19, 2007Date of Patent: April 28, 2009Assignee: Advanced Chip Engineering Technology, Inc.Inventors: Wen-Kun Yang, Diann-Fang Lin, Tung-Chuan Wang, Hsien-Wen Hsu, Chih-Ming Chen
-
Patent number: 7498556Abstract: The present invention provides an image sensor module having build-in package cavity and the Method of the same. An image sensor module structure comprising a substrate with a package receiving cavity formed within an upper surface of the substrate and conductive traces within the substrate, and a package having a die with a micro lens disposed within the package receiving cavity. A dielectric layer is formed on the package and the substrate, a re-distribution conductive layer (RDL) is formed on the dielectric layer, wherein the RDL is coupled to the die and the conductive traces and the dielectric layer has an opening to expose the micro lens. A lens holder is attached on the substrate and the lens holder has a lens attached an upper portion of the lens holder. A filter is attached between the lens and the micro lens. The structure further comprises a passive device on the upper surface of the substrate within the lens holder.Type: GrantFiled: March 15, 2007Date of Patent: March 3, 2009Assignee: Adavanced Chip Engineering Technology Inc.Inventors: Wen-Kun Yang, Diann-Fang Lin, Jui-Hsien Chang, Tung-Chuan Wang
-
Publication number: 20090008777Abstract: An interconnecting structure for a semiconductor die assembly, comprising: a substrate with pre-formed wiring circuit formed therein; a die having contact pads on an active surface; an adhesive material formed over the substrate to adhere the die over the substrate, wherein the substrate includes a via through the substrate and the adhesive material; and conductive material refilled into the via to couple the contact pads of the die to the wiring circuit of the substrate.Type: ApplicationFiled: July 6, 2007Publication date: January 8, 2009Inventors: Diann-Fang Lin, Wen-Kun Yang
-
Publication number: 20080274593Abstract: The present invention provides a semiconductor device package with the multi-chips comprising a substrate with at least a die receiving through hole, connecting through holes structure and first contact pads on an upper surface and second contact pads on a lower surface of the substrate. At least a first die having first bonding pads is disposed within the die receiving through hole. A first adhesion material is formed under the die and a second adhesion material is filled in the gap between the die and sidewall of the die receiving though hole of the substrate. Then, a first bonding wire is formed to couple the first bonding pads and the first contact pads. Further, at least a second die having second bonding pads is placed on the first die. A second bonding wire is formed to couple to the second bonding pads and the first contact pads. A dielectric layer is formed on the first and second bonding wire, the first and second die and the substrate.Type: ApplicationFiled: July 9, 2008Publication date: November 6, 2008Applicant: Advanced Chip Engineering Technology Inc.Inventors: Wen-Kun Yang, Diann-Fang Lin
-
Publication number: 20080265393Abstract: The present invention provides a structure and a of stacked dice package and a process for forming the same, wherein an elastic adhesive layer applied on the first die covering all top surface of the first die and forming rims at the peripheral edges of the first die except the openings formed on the first contacting pads. With this shape of the elastic adhesive layer, the present invention can avoid micro crack happens in the die while performing wire bonding on the contacting pad of the die.Type: ApplicationFiled: April 24, 2007Publication date: October 30, 2008Inventors: Diann-Fang Lin, Wen-Kun Yang
-
Publication number: 20080258293Abstract: The present invention provides a package structure and a method for forming the same. The structure comprises a substrate with contact pads and through holes filled with conducting metals for performing heat dissipation and ground shielding A chip with bonding pads is attached on the contact pad by an adhesive with high thermal conductivity to achieve heat dissipation. A RDL is formed on the substrate and the chip to couple the bonding pad and the contact pad formed on the substrate. The structure of present invention can improve the thickness thereof, and the heat dissipation and ground shielding of the structure are enhanced. Furthermore, the structure can achieve package on package (PoP) structure.Type: ApplicationFiled: April 17, 2007Publication date: October 23, 2008Applicant: ADVANCED CHIP ENGINEERING TECHNOLOGY INC.Inventors: Wen-Kun YANG, Diann-Fang LIN
-
Publication number: 20080251908Abstract: The present invention provides a semiconductor device package with the die receiving through hole and connecting through hole structure comprising a substrate with a die receiving through hole, a connecting through hole structure and a first contact pad. A die is disposed within the die receiving through hole. An adhesion material is formed under the die and filled in the gap between the die and sidewall of the die receiving though hole. Further, a wire bonding is formed to couple to the bonding pads and the first contact pad. A dielectric layer is formed on the wire bonding, the die and the substrate. A second contact pad is formed at the lower surface of the substrate and under the connecting through hole structure.Type: ApplicationFiled: April 11, 2007Publication date: October 16, 2008Applicant: Advanced Chip Engineering Technology Inc.Inventors: Wen-Kun Yang, Diann-Fang Lin
-
Publication number: 20080230884Abstract: The present invention provides a semiconductor device package having multi-chips with side-by-side configuration comprising a substrate with die receiving through holes, connecting through holes structure and first contact pads on an upper surface and second contact pads on a lower surface of the substrate. A first die having first bonding pads and a second die having second bonding pads are respectively disposed within the die receiving through holes. The first adhesion material is formed under the first and second die and the substrate, and the second adhesion material is filled in the gap between the first and second die and sidewall of the die receiving though holes of the substrate. Further, bonding wires are formed to couple between the first bonding pads and the first contact pads, between the second bonding pads and the first contact pads. A dielectric layer is formed on the bonding wires, the first and second die and the substrate.Type: ApplicationFiled: March 19, 2007Publication date: September 25, 2008Inventors: Wen-Kun Yang, Diann-Fang Lin, Tung-Chuan Wang, Hsien-Wen Hsu, Chih-Ming Chen
-
Publication number: 20080224248Abstract: The present invention provides an image sensor module having build-in package cavity and the Method of the same. An image sensor module structure comprising a substrate with a package receiving cavity formed within an upper surface of the substrate and conductive traces within the substrate, and a package having a die with a micro lens disposed within the package receiving cavity. A dielectric layer is formed on the package and the substrate, a re-distribution conductive layer (RDL) is formed on the dielectric layer, wherein the RDL is coupled to the die and the conductive traces and the dielectric layer has an opening to expose the micro lens. A lens holder is attached on the substrate and the lens holder has a lens attached an upper portion of the lens holder. A filter is attached between the lens and the micro lens. The structure further comprises a passive device on the upper surface of the substrate within the lens holder.Type: ApplicationFiled: March 15, 2007Publication date: September 18, 2008Inventors: Wen-Kun Yang, Diann-Fang Lin, Jui-Hsien Chang, Tung-Chuan Wang
-
Publication number: 20080224276Abstract: The present invention provides a package structure and a method for forming the same; wherein the structure comprises a substrate with certain open through holes filled with conducting metals for performing electrical connection or heat dissipation, a chip with bonding pads attached on the contacting pad by an adhesive with high thermal conductivity, wire bounded the contacting pad and the chip pad, a protection layer covered on the chip, wire and a portion of pad by molding or dispensing and a solder ball disposed on the pad. The advantages of the present invention are: the structure is reduced; the heat dissipation of the structure is enhanced; the structure can form package on package structure; the pads provides better ground shielding, heat dissipation of the structure.Type: ApplicationFiled: March 13, 2007Publication date: September 18, 2008Inventors: Wen-Kun Yang, Diann-Fang Lin
-
Publication number: 20080211080Abstract: The present invention provides a package structure to improve the reliability for WLP (Wafer Level Package). The package structure includes at least two areas. One area is harder than another. The hard area sustains more shears resulting from board drop test than the soft area in order to disperse the shear in the soft area to avoid the peeling of the buffer layers within the soft area.Type: ApplicationFiled: March 1, 2007Publication date: September 4, 2008Inventors: Wen-Kun Yang, Diann-Fang Lin