Patents by Inventor Ding-Ming Kwai
Ding-Ming Kwai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10564706Abstract: A power source analysis method includes receiving a target number, performing voltage drop analysis on a plurality of power sources in a power delivery network (PDN) to determine respective supply currents of the power sources, sorting the supply currents of the power sources, and selecting a plurality of target power sources from the power sources according to a sorted result. The total number of the selected target power sources equals the target number.Type: GrantFiled: December 22, 2016Date of Patent: February 18, 2020Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chang-Tzu Lin, Ding-Ming Kwai, I-Hsuan Lee
-
Patent number: 10339253Abstract: A method of yield prejudgment and bump re-assignment for a die is provided. The die includes a plurality of areas. Each area is electrically connected to a substrate through a corresponding bump. The successful-connection probability of each area is prejudged. The die is divided into a signal region and a short-circuit region according to the successful-connection probabilities. The positions of the bumps are arranged so that signal bumps are disposed in the signal region and power bumps are disposed in the short region.Type: GrantFiled: December 4, 2017Date of Patent: July 2, 2019Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chi-Han Lee, Ding-Ming Kwai, Chang-Tzu Lin, I-Hsuan Lee
-
Patent number: 10289141Abstract: A method for generating a power distribution network (PDN) is provided. A heterogeneous circuit data is input. A plurality of horizontal power lines and a plurality of vertical power lines are determined according to the heterogeneous circuit data. A PDN model of the heterogeneous circuit is determined according to the horizontal power lines and the vertical power lines. Power consumption value is assigned to a plurality of internal nodes of the PDN model of the heterogeneous circuit. The PDN model of the heterogeneous circuit is adjusted to meet a target voltage drop limitation of the heterogeneous circuit data.Type: GrantFiled: November 18, 2015Date of Patent: May 14, 2019Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chang-Tzu Lin, Ding-Ming Kwai, Tzu-Min Lin
-
Publication number: 20190121930Abstract: A method of yield prejudgment and bump re-assignment for a die is provided. The die includes a plurality of areas. Each area is electrically connected to a substrate through a corresponding bump. The successful-connection probability of each area is prejudged. The die is divided into a signal region and a short-circuit region according to the successful-connection probabilities. The positions of the bumps are arranged so that signal bumps are disposed in the signal region and power bumps are disposed in the short region.Type: ApplicationFiled: December 4, 2017Publication date: April 25, 2019Inventors: Chi-Han Lee, Ding-Ming Kwai, Chang-Tzu Lin, I-Hsuan Lee
-
Publication number: 20180157314Abstract: A power source analysis method includes receiving a target number, performing voltage drop analysis on a plurality of power sources in a power delivery network (PDN) to determine respective supply currents of the power sources, sorting the supply currents of the power sources, and selecting a plurality of target power sources from the power sources according to a sorted result. The total number of the selected target power sources equals the target number.Type: ApplicationFiled: December 22, 2016Publication date: June 7, 2018Inventors: Chang-Tzu Lin, Ding-Ming Kwai, I-Hsuan Lee
-
Patent number: 9905277Abstract: A memory system comprises a memory controller and a memory device having one or more memory ranks and multiple memory electrically connected to the one or more memory ranks. The memory controller includes at least one analysis module and at least one switching determination module. The analysis module analyzes states of multiple memory control commands corresponding to a particular memory rank to generate a control parameter. The switching determination module determines whether at least one switching command is sent according to the control parameter, a current operation mode of the particular memory rank, and an operation state of the particular memory rank. When the memory device receives a first switching command of the at least one command, the particular rank and at least one part of the memory internal circuits are switched from the normal voltage operation mode to the low voltage operation mode.Type: GrantFiled: October 21, 2015Date of Patent: February 27, 2018Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Pei-Wen Luo, Hsiu-Chuan Shih, Chi-Kang Chen, Ding-Ming Kwai, Cheng-Wen Wu
-
Patent number: 9588717Abstract: A fault-tolerance through silicon via (TSV) interface is disposed in a three-dimensional random access memory (3-D RAM) with N memory layers and M data access path sets, and each of the memory layers containing K memory arrays, and each of the data access path sets containing a plurality of TSV paths connecting to the memory layers. The fault-tolerance TSV interface includes a path controlling unit and a processing unit. The path controlling unit detects and controls the data access path sets. When a fault occurs in any data access path set connecting to a memory layer, the processing unit provides at least two different fault-tolerance access configurations. In each of the fault-tolerance access configurations, ? data access path sets are enabled to access all K memory arrays in the corresponding memory layer, where 0<?<M.Type: GrantFiled: December 19, 2014Date of Patent: March 7, 2017Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chih-Yen Lo, Ding-Ming Kwai, Chi-Chun Yang, Kuan-Te Wu, Yun-Chao Yu, Jin-Fu Li
-
Publication number: 20170023961Abstract: A method for generating a power distribution network (PDN) is provided. A heterogeneous circuit data is input. A plurality of horizontal power lines and a plurality of vertical power lines are determined according to the heterogeneous circuit data. A PDN model of the heterogeneous circuit is determined according to the horizontal power lines and the vertical power lines. Power consumption value is assigned to a plurality of internal nodes of the PDN model of the heterogeneous circuit. The PDN model of the heterogeneous circuit is adjusted to meet a target voltage drop limitation of the heterogeneous circuit data.Type: ApplicationFiled: November 18, 2015Publication date: January 26, 2017Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chang-Tzu LIN, Ding-Ming KWAI, Tzu-Min LIN
-
Publication number: 20170003908Abstract: A memory system comprises a memory controller and a memory device having one or more memory ranks and multiple memory electrically connected to the one or more memory ranks. The memory controller includes at least one analysis module and at least one switching determination module. The analysis module analyzes states of multiple memory control commands corresponding to a particular memory rank to generate a control parameter. The switching determination module determines whether at least one switching command is sent according to the control parameter, a current operation mode of the particular memory rank, and an operation state of the particular memory rank. When the memory device receives a first switching command of the at least one command, the particular rank and at least one part of the memory internal circuits are switched from the normal voltage operation mode to the low voltage operation mode.Type: ApplicationFiled: October 21, 2015Publication date: January 5, 2017Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Pei-Wen LUO, Hsiu-Chuan SHIH, Chi-Kang CHEN, Ding-Ming KWAI, Cheng-Wen WU
-
Patent number: 9406401Abstract: A three-dimensional (3-D) memory includes: multiple memory dies, each having at least one memory bank and a built-in self-test (BIST) circuit; and a plurality of channels, for electrically connecting the memory dies. In a synchronous test, one of the memory dies is selected as a master die. The BIST circuit of the master die sends an enable signal via the channels to the memory dies under test. The BIST circuit in each of the memory dies is for testing memory banks on the same memory die or on different memory dies.Type: GrantFiled: October 19, 2012Date of Patent: August 2, 2016Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chih-Yen Lo, Ding-Ming Kwai, Jin-Fu Li, Yun-Chao Yu, Che-Wei Chou
-
Patent number: 9347981Abstract: A test method for an interposer is provided. The interposer includes a plurality of conductive lines therein and a plurality of connecting contacts thereon, wherein the connecting contacts are electrically connected to the conductive lines. The test method for an interposer provides a passive transponder device. The passive transponder device includes a first circuit including an open/short test circuit and at least a pair of connecting contacts. The test method for an interposer includes contacting the connecting contacts of the first circuit in the passive transponder device with the selected contacts on the interposer to form a checking area and conducting an open-circuit or short-circuit test for the interposer through the checking area.Type: GrantFiled: March 5, 2013Date of Patent: May 24, 2016Assignee: Industrial Technology Research InstituteInventors: Yung-Fa Chou, Ding-Ming Kwai
-
Publication number: 20160132403Abstract: A fault-tolerance through silicon via (TSV) interface is disposed in a three-dimensional random access memory (3-D RAM) with N memory layers and M data access path sets, and each of the memory layers containing K memory arrays, and each of the data access path sets containing a plurality of TSV paths connecting to the memory layers. The fault-tolerance TSV interface includes a path controlling unit and a processing unit. The path controlling unit detects and controls the data access path sets. When a fault occurs in any data access path set connecting to a memory layer, the processing unit provides at least two different fault-tolerance access configurations. In each of the fault-tolerance access configurations, p data access path sets are enabled to access all K memory arrays in the corresponding memory layer, where 0<?<M.Type: ApplicationFiled: December 19, 2014Publication date: May 12, 2016Inventors: Chih-Yen Lo, Ding-Ming Kwai, Chi-Chun Yang, Kuan-Te Wu, Yun-Chao Yu, Jin-Fu Li
-
Patent number: 9183345Abstract: An apparatus and method for generating a power delivery network (PDN) of a circuit system is provided. The apparatus performs a power diagnostics on the PDN of a circuit system. According to result of the power diagnostics, a number of areas are generated and divided into at least three subsets. At least one area is selected from each of the at least three subsets, and one node is selected from each of the selected areas, and the nodes are connected sequentially to form an interconnection with at least three nodes in the PDN.Type: GrantFiled: July 8, 2014Date of Patent: November 10, 2015Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chang-Tzu Lin, Ding-Ming Kwai, Tsu-Wei Tseng
-
Publication number: 20150199467Abstract: An apparatus and method for generating a power delivery network (PDN) of a circuit system is provided. The apparatus performs a power diagnostics on the PDN of a circuit system. According to result of the power diagnostics, a number of areas are generated and divided into at least three subsets. At least one area is selected from each of the at least three subsets, and one node is selected from each of the selected areas, and the nodes are connected orderly to form an interconnection with at least three nodes in the PDN.Type: ApplicationFiled: July 8, 2014Publication date: July 16, 2015Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chang-Tzu LIN, Ding-Ming KWAI, Tsu-Wei TSENG
-
Patent number: 9064549Abstract: A memory device including at least one bit-line decoding circuit, at least one word-line decoding circuit, a plurality of memory blocks, and a plurality of switches is provided. The sizes of the plurality of memory blocks include at least one first size and a second size, and the first size is greater than the second size. The plurality of memory blocks with the first size are grouped as at least one first group, and the plurality of memory blocks with the second size are grouped as at least one second group. Compared to the first group, the second group is closer to the bit-line decoding circuit and/or the word-line decoding circuit. The switches are controlled by at least one control signal, so as to enable or disable the first group and/or the second group.Type: GrantFiled: May 1, 2014Date of Patent: June 23, 2015Assignee: Industrial Technology Research InstituteInventors: Yung-Fa Chou, Ding-Ming Kwai
-
Patent number: 9048342Abstract: A semiconductor device stacked structure is disclosed, which includes multiple semiconductor devices and at least one reinforcing structure. The semiconductor devices are stacked on one another. At least one semiconductor device has at least one through silicon via. Each reinforcing structure surrounds a corresponding one of the at least one through silicon via and is electrically insulated from the semiconductor devices. The at least one reinforcing structure includes multiple reinforcing elements and at least one connecting element. Each reinforcing element is disposed between the semiconductor devices. Vertical projections of the reinforcing elements on a plane define a close region, and a projection of the at least one through silicon via on the plane is located within the close region. The connecting element is located in an overlapping region of the vertical projections of the reinforcing elements on the plane, for connecting the reinforcing elements to form the reinforcing structure.Type: GrantFiled: April 19, 2012Date of Patent: June 2, 2015Assignee: Industrial Technology Research InstituteInventors: Ding-Ming Kwai, Yung-Fa Chou, Chiao-Ling Lung, Jui-Hung Chien
-
Publication number: 20150049569Abstract: A memory device including at least one bit-line decoding circuit, at least one word-line decoding circuit, a plurality of memory blocks, and a plurality of switches is provided. The sizes of the plurality of memory blocks include at least one first size and a second size, and the first size is greater than the second size. The plurality of memory blocks with the first size are grouped as at least one first group, and the plurality of memory blocks with the second size are grouped as at least one second group. Compared to the first group, the second group is closer to the bit-line decoding circuit and/or the word-line decoding circuit. The switches are controlled by at least one control signal, so as to enable or disable the first group and/or the second group.Type: ApplicationFiled: May 1, 2014Publication date: February 19, 2015Applicant: Industrial Technology Research InstituteInventors: Yung-Fa Chou, Ding-Ming Kwai
-
Patent number: 8937486Abstract: A method for testing a TSV comprises charging a through-silicon-via under test to a first predetermined voltage level charging a capacitance device to a second predetermined voltage level; performing charge-sharing between the through-silicon-via and the capacitance device; and determining that the through-silicon-via under test is not faulty if the voltage level of the through-silicon-via after the charge-sharing step is within a predetermined range.Type: GrantFiled: July 11, 2013Date of Patent: January 20, 2015Assignee: National Tsing Hua UniversityInventors: Cheng-Wen Wu, Po-Yuan Chen, Ding-Ming Kwai, Yung-Fa Chou
-
Patent number: 8912015Abstract: An operating method of a hardwired switch is provided. First, a first die is provided. The first die is configured as the first die in the hardwired switch. Next, a function of the first die is inspected to obtain an inspected result. Upon the inspected result, whether a second TSV is selectively disposed between the first landing pad and the fifth landing pad, between the second landing pad and the sixth landing pad, between the third landing pad and the seventh landing pad, or between the fourth landing pad and the eighth landing pad or not is determined. The first die is stacked above a second die, so that the second surface is located between the first die and the second die.Type: GrantFiled: May 22, 2012Date of Patent: December 16, 2014Assignee: Industrial Technology Research InstituteInventors: Ting-Sheng Chen, Yung-Fa Chou, Ding-Ming Kwai
-
Publication number: 20140325311Abstract: A hybrid error correction method and a memory repair apparatus thereof are provided for a dynamic random access memory (DRAM). The memory repair apparatus includes a mode register and a hybrid error correction code and redundancy (HEAR) module. When the DRAM enters a standby mode, the mode register switches the DRAM to be controlled by the HEAR module. The HEAR module generates parity data of the error correction code within a default refresh period. The HEAR module extends the refresh period of the DRAM and uses the parity data for error detection to locate a data retention error in the DRAM until the maximum allowable refresh period supported by the HEAR module is reached. Before the DRAM returns to a working mode from a standby mode, the HEAR module performs an error correction process according to fail bit data and writes corrected data into the DRAM.Type: ApplicationFiled: July 25, 2013Publication date: October 30, 2014Applicant: Industrial Technology Research InstituteInventors: Chih-Yen Lo, Ding-Ming Kwai, Jin-Fu Li, Yun-Chao Yu, Chih-Sheng Hou