Patents by Inventor Ding-Ming Kwai
Ding-Ming Kwai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8193006Abstract: A method for repairing a chip with a stacked structure of chips is provided. First, a first chip is provided, which includes a first circuit block with a first function, a second circuit block with a second function, and a signal path electrically connected to the first and the second circuit blocks. A second chip is provided, which includes a third circuit block with the first function. The functions of the first and the second chips are verified. The first circuit block is disabled if the first circuit block is defective. The third circuit block is electrically connected to the signal path to replace the first circuit block and provide the first function if the second circuit block is functional and the third circuit block is functional.Type: GrantFiled: August 6, 2009Date of Patent: June 5, 2012Assignee: Industrial Technology Research InstituteInventors: Yung-Fa Chou, Ding-Ming Kwai
-
Publication number: 20120133807Abstract: An image capture apparatus comprises an image sensor array including a plurality of image sensors arranged in a two-dimensional (2-D) array and an analog-to-digital converter (ADC) array including a plurality of ADCs arranged in a 2-D array. The image sensor array is divided into a plurality of sub-arrays, each of which includes at least two image sensors. The image sensor array is vertically stacked on the ADC array. Each ADC corresponds to one sub-array of image sensors and is coupled to process signals output by the image sensors in the corresponding sub-array.Type: ApplicationFiled: December 23, 2010Publication date: May 31, 2012Inventors: Cheng-Wen Wu, Ding-Ming Kwai, Jim Li, Ka-Yi Yeh
-
Publication number: 20110304010Abstract: An electrostatic discharge (ESD) protection scheme for a semiconductor device stacking process is provided, in which an equivalent electrical resistance of a specific path is designed to be less than an equivalent electrical resistance of other paths. Accordingly, when a first active layer and a second active layer in the semiconductor device are stacked, by designing suitable ESD protection cells on such a specific path, electrical charges accumulated on the top layer wafer (or die) select such a specific path over the other paths to be released to the grounded bottom layer wafer (or die), so as to achieve an ESD protection effect. In addition, since such a specific path also serves as a heat dissipation path in a three dimensional integrated circuit (3D IC), an overall heat resistance of the 3D IC may be reduced to improve a heat dissipation effect.Type: ApplicationFiled: August 5, 2010Publication date: December 15, 2011Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Zhe-Wei Jiang, Ding-Ming Kwai, Shih-Hung Chen
-
Patent number: 8026585Abstract: A layout structure and layout method are provided. The layout structure includes a first conductive via, a second conductive via, a die and eight pads. The first conductive via and the second conductive via pass through the die. The first conductive via has a first pad and a second pad, and the second conductive via has a third pad and a fourth pad. A fifth pad is conducted to the third pad. A sixth pad is conducted to the second pad. A seventh pad is conducted to the first pad. An eighth pad is conducted to the fourth pad. In a vertical direction of the die, the first pad and the second pad are overlapped, the third pad and the fourth pad are overlapped, the fifth pad and the sixth pad are overlapped, and the eighth pad and the seventh pad are overlapped, partially or totally.Type: GrantFiled: June 15, 2009Date of Patent: September 27, 2011Assignee: Industrial Technology Research InstituteInventors: Yung-Fa Chou, Ding-Ming Kwai
-
Patent number: 7924083Abstract: An isolation circuit is provided. The isolation circuit is coupled to an output and an input node and includes a first set, a second switch set, and a body bias voltage generator. The first switch set couples a switch control node to a second voltage when a first voltage is at a first voltage level, and couples the switch control node to the input node when the first voltage is at a second voltage level. The second switch set couples the output node to the input node when the first voltage is at the first voltage level, and isolates the output node from the input node when the first voltage is at the second voltage level. The body bias voltage generator selectively provides a higher one of the first voltage and a voltage on the input node to a body of the second switch set.Type: GrantFiled: August 31, 2009Date of Patent: April 12, 2011Assignee: Industrial Technology Research InstituteInventors: Yung-Fa Chou, Ding-Ming Kwai
-
Publication number: 20110080184Abstract: The method and circuit for testing a TSV of the present invention exploit the electronic property of the TSV under test. The TSV under test is first reset to a first state, and is then sensed at only one end to determine whether the TSV under test follows the behavior of a normal TSV, wherein the reset and sense steps are performed at only one end of the TSV under test. If the TSV under test does not follow the behavior of a normal TSV, the TSV under test is determined faulty.Type: ApplicationFiled: October 1, 2009Publication date: April 7, 2011Applicant: NATIONAL TSING HUA UNIVERSITYInventors: CHENG WEN WU, PO YUAN CHEN, DING MING KWAI, YUNG FA CHOU
-
Publication number: 20110080185Abstract: The method and circuit for testing a TSV of the present invention exploit the electronic property of the TSV under test. The TSV under test is first reset to a first state, and is then sensed at only one end to determine whether the TSV under test follows the behavior of a normal TSV, wherein the reset and sense steps are performed at only one end of the TSV under test. If the TSV under test does not follow the behavior of a normal TSV, the TSV under test is determined faulty.Type: ApplicationFiled: May 6, 2010Publication date: April 7, 2011Applicant: NATIONAL TSING HUA UNIVERSITYInventors: CHENG WEN WU, PO YUAN CHEN, DING MING KWAI, YUNG FA CHOU
-
Publication number: 20110006829Abstract: An isolation circuit is provided. The isolation circuit is coupled to an output and an input node and includes a first set, a second switch set, and a body bias voltage generator. The first switch set couples a switch control node to a second voltage when a first voltage is at a first voltage level, and couples the switch control node to the input node when the first voltage is at a second voltage level. The second switch set couples the output node to the input node when the first voltage is at the first voltage level, and isolates the output node from the input node when the first voltage is at the second voltage level. The body bias voltage generator selectively provides a higher one of the first voltage and a voltage on the input node to a body of the second switch set.Type: ApplicationFiled: August 31, 2009Publication date: January 13, 2011Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Yung-Fa Chou, Ding-Ming Kwai
-
Publication number: 20100320565Abstract: A wafer and a method for improving the yield rate of the wafer are provided. The wafer includes a first and a second circuit units, a first and a second through silicon vias (TSVs), and a first spare TSV. The first and the second circuit units are disposed inside the wafer. The first TSV vertically runs through the wafer and is coupled to the first circuit unit through the front metal of the wafer. The second TSV vertically passes through the wafer and is coupled to the second circuit unit through the front metal of the wafer. When the first or the second TSV has failed, the first spare TSV vertically passes through the wafer to replace the failed first or second TSV.Type: ApplicationFiled: September 24, 2009Publication date: December 23, 2010Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Ting-Sheng Chen, Yung-Fa Chou, Ding-Ming Kwai
-
Publication number: 20100295189Abstract: A method for repairing a chip with a stacked structure of chips is provided. First, a first chip is provided, which includes a first circuit block with a first function, a second circuit block with a second function, and a signal path electrically connected to the first and the second circuit blocks. A second chip is provided, which includes a third circuit block with the first function. The functions of the first and the second chips are verified. The first circuit block is disabled if the first circuit block is defective. The third circuit block is electrically connected to the signal path to replace the first circuit block and provide the first function if the second circuit block is functional and the third circuit block is functional.Type: ApplicationFiled: August 6, 2009Publication date: November 25, 2010Applicant: Industrial Technology Research InstituteInventors: Yung-Fa Chou, Ding-Ming Kwai
-
Publication number: 20100289139Abstract: A hardwired switch of a die stack including eight landing pads is provided. A first, a second, a third, and a fourth landing pads are disposed on a first surface of a die. The second and the fourth landing pads are electrically connected to the first and the third landing pads respectively. A fifth, a sixth, a seventh, and an eighth landing pads are disposed on a second surface of the die. The seventh and the eighth landing pads are electrically connected to the sixth and the fifth landing pads respectively. In a vertical direction of the die, the first, the second, the third, and the fourth landing pads overlap partially or fully with the fifth, the sixth, the seventh, and the eighth landing pads respectively. In addition, an operating method of a hardwired switch is also provided.Type: ApplicationFiled: September 24, 2009Publication date: November 18, 2010Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Ting-Sheng Chen, Yung-Fa Chou, Ding-Ming Kwai
-
Publication number: 20100244220Abstract: A layout structure and layout method are provided. The layout structure includes a first conductive via, a second conductive via, a die and eight pads. The first conductive via and the second conductive via pass through the die. The first conductive via has a first pad and a second pad, and the second conductive via has a third pad and a fourth pad. A fifth pad is conducted to the third pad. A sixth pad is conducted to the second pad. A seventh pad is conducted to the first pad. An eighth pad is conducted to the fourth pad. In a vertical direction of the die, the first pad and the second pad are overlapped, the third pad and the fourth pad are overlapped, the fifth pad and the sixth pad are overlapped, and the eighth pad and the seventh pad are overlapped, partially or totally.Type: ApplicationFiled: June 15, 2009Publication date: September 30, 2010Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Yung-Fa Chou, Ding-Ming Kwai
-
Publication number: 20070133275Abstract: A low-power reading reference circuit for split-gate flash memory includes at least a pair of first reference cell and a second reference cell, which provides a reading reference current to regular cells of the split-gate flash memory. A first floating gate of the first reference cell and a second floating gate of the second reference cell are connected to an output of a logic circuit. The logic circuit receives at least one external state signal to determine whether the split-gate flash memory is ready to switch to reading mode or not, and then switches the first floating gate and the second floating gate between the state of activated and deactivated, so as to activate the first reference cell or the second reference cell to provide the reference current.Type: ApplicationFiled: June 22, 2006Publication date: June 14, 2007Applicant: Intellectual Property Libarary CompanyInventors: Meng-Fan Chang, Hsien-Yu Pan, Ding-Ming Kwai, Yung-Fa Chou
-
Patent number: 6647524Abstract: A built-in-self-test (BIST) circuit for RAMBUS DRAM is disclosed. Unlike other conventional memory devices, a RAMBUS DRAM operates at a much higher speed (e.g., 400 MHz) with a complicated protocol imposed on its input stimuli. In order to provide at-speed testing, a new BIST architecture is needed. The new architecture consists of three major components—two interacting finite state machines (FSMs) and a high-speed time-division multiplexer. The two finite state machines, defining the underlying test algorithms jointly, are used to generate a sequence of generic memory commands. Through the time-division multiplexer, each memory command is then further mapped into a multi-cycle packet compliant to the specification of a target RAMBUS DRAM. Among these components, the finite state machines often form the performance bottleneck. A simple master-slave synchronization mechanism is used to convert these two finite state machines into a multi-cycle path component, thereby eliminating the timing criticality.Type: GrantFiled: April 30, 1999Date of Patent: November 11, 2003Assignee: Worldwide Semiconductor Manufacturing CorporationInventors: Shi-Yu Huang, Ding-Ming Kwai
-
Patent number: 6351837Abstract: A high-speed built-in self-test (BIST) circuit for dynamic random access memory (DRAM) is disclosed. The circuit automatically generates a sequence of pre-defined test patterns for on-chip DRAM testing. The circuit includes two finite state machines, instead of the conventional single finite state machine. Therefore, a pipeline technique can then be applied to divide the pattern generation process into stages, leading to a higher-speed design. In addition to pipelining, protocol-based relaxation is also presented. This technique, imposing a certain protocol on the two communicating finite state machines, further relaxes the timing criticality of the design.Type: GrantFiled: April 12, 1999Date of Patent: February 26, 2002Assignee: Taiwan Semiconductor Manufacturing CorporationInventors: Shi-Yu Huang, Ding-Ming Kwai