Patents by Inventor Divya Vijayaraghavan
Divya Vijayaraghavan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230359336Abstract: Apparatuses, methods and storage medium associated with computer-assisted or autonomous driving (CA/AD) vehicles are disclosed herein. In embodiments, CA/AD vehicles are members of a CA/AD vehicle social network (CASN) in which various CA/AD vehicles may form connections or relationships with one another. CA/AD vehicles that have an existing relationship or connection may share CASN information with one another. The CASN information may include authenticated and/or proprietary information. Other embodiments are also described and claimed.Type: ApplicationFiled: July 13, 2023Publication date: November 9, 2023Inventors: Fatema Adenwala, Ankitha Chandran, Nageen Himayat, Florence Pon, Divya Vijayaraghavan
-
Patent number: 11710029Abstract: Methods, apparatus, systems, and articles of manufacture are disclosed to improve data training of a machine learning model using a field-programmable gate array (FPGA). An example system includes one or more computation modules, each of the one or more computation modules associated with a corresponding user, the one or more computation modules training first neural networks using data associated with the corresponding users, and FPGA to obtain a first set of parameters from each of the one or more computation modules, the first set of parameters associated with the first neural networks, configure a second neural network based on the first set of parameters, execute the second neural network to generate a second set of parameters, and transmit the second set of parameters to the first neural networks to update the first neural networks.Type: GrantFiled: September 28, 2018Date of Patent: July 25, 2023Assignee: INTEL CORPORATIONInventors: Kooi Chi Ooi, Min Suet Lim, Denica Larsen, Lady Nataly Pinilla Pico, Divya Vijayaraghavan
-
Patent number: 11704007Abstract: Apparatuses, methods and storage medium associated with computer-assisted or autonomous driving (CA/AD) vehicles are disclosed herein. In embodiments, CA/AD vehicles are members of a CA/AD vehicle social network (CASN) in which various CA/AD vehicles may form connections or relationships with one another. CA/AD vehicles that have an existing relationship or connection may share CASN information with one another. The CASN information may include authenticated and/or proprietary information. Other embodiments are also described and claimed.Type: GrantFiled: May 10, 2021Date of Patent: July 18, 2023Assignee: Intel CorporationInventors: Fatema Adenwala, Ankitha Chandran, Nageen Himayat, Florence Pon, Divya Vijayaraghavan
-
Patent number: 11586473Abstract: Methods, apparatus, systems, and articles of manufacture for allocating a workload to an accelerator using machine learning are disclosed. An example apparatus includes a workload attribute determiner to identify a first attribute of a first workload and a second attribute of a second workload. An accelerator selection processor causes at least a portion of the first workload to be executed by at least two accelerators, accesses respective performance metrics corresponding to execution of the first workload by the at least two accelerators, and selects a first accelerator of the at least two accelerators based on the performance metrics. A neural network trainer trains a machine learning model based on an association between the first accelerator and the first attribute of the first workload. A neural network processor processes, using the machine learning model, the second attribute to select one of the at least two accelerators to execute the second workload.Type: GrantFiled: May 11, 2021Date of Patent: February 21, 2023Assignee: INTEL CORPORATIONInventors: Divya Vijayaraghavan, Denica Larsen, Kooi Chi Ooi, Lady Nataly Pinilla Pico, Min Suet Lim
-
Publication number: 20210406085Abstract: Methods, apparatus, systems, and articles of manufacture for allocating a workload to an accelerator using machine learning are disclosed. An example apparatus includes a workload attribute determiner to identify a first attribute of a first workload and a second attribute of a second workload. An accelerator selection processor causes at least a portion of the first workload to be executed by at least two accelerators, accesses respective performance metrics corresponding to execution of the first workload by the at least two accelerators, and selects a first accelerator of the at least two accelerators based on the performance metrics. A neural network trainer trains a machine learning model based on an association between the first accelerator and the first attribute of the first workload. A neural network processor processes, using the machine learning model, the second attribute to select one of the at least two accelerators to execute the second workload.Type: ApplicationFiled: May 11, 2021Publication date: December 30, 2021Inventors: Divya Vijayaraghavan, Denica Larsen, Kooi Chi Ooi, Lady Nataly Pinilla Pico, Min Suet Lim
-
Publication number: 20210303137Abstract: Apparatuses, methods and storage medium associated with computer-assisted or autonomous driving (CA/AD) vehicles are disclosed herein. In embodiments, CA/AD vehicles are members of a CA/AD vehicle social network (CASN) in which various CA/AD vehicles may form connections or relationships with one another. CA/AD vehicles that have an existing relationship or connection may share CASN information with one another. The CASN information may include authenticated and/or proprietary information. Other embodiments are also described and claimed.Type: ApplicationFiled: May 10, 2021Publication date: September 30, 2021Inventors: Fatema Adenwala, Ankitha Chandran, Nageen Himayat, Florence Pon, Divya Vijayaraghavan
-
Patent number: 11036370Abstract: Apparatuses, methods and storage medium associated with computer-assisted or autonomous driving (CA/AD) vehicles are disclosed herein. In embodiments, CA/AD vehicles are members of a CA/AD vehicle social network (CASN) in which various CA/AD vehicles may form connections or relationships with one another. CA/AD vehicles that have an existing relationship or connection may share CASN information with one another. The CASN information may include authenticated and/or proprietary information. Other embodiments are also described and claimed.Type: GrantFiled: September 25, 2018Date of Patent: June 15, 2021Assignee: Intel CorporationInventors: Fatema Adenwala, Ankitha Chandran, Nageen Himayat, Florence Pon, Divya Vijayaraghavan
-
Patent number: 11030012Abstract: Methods, apparatus, systems, and articles of manufacture for allocating a workload to an accelerator using machine learning are disclosed. An example apparatus includes a workload attribute determiner to identify a first attribute of a first workload and a second attribute of a second workload. An accelerator selection processor causes at least a portion of the first workload to be executed by at least two accelerators, accesses respective performance metrics corresponding to execution of the first workload by the at least two accelerators, and selects a first accelerator of the at least two accelerators based on the performance metrics. A neural network trainer trains a machine learning model based on an association between the first accelerator and the first attribute of the first workload. A neural network processor processes, using the machine learning model, the second attribute to select one of the at least two accelerators to execute the second workload.Type: GrantFiled: September 28, 2018Date of Patent: June 8, 2021Assignee: Intel CorporationInventors: Divya Vijayaraghavan, Denica Larsen, Kooi Chi Ooi, Lady Nataly Pinilla Pico, Min Suet Lim
-
Patent number: 10404627Abstract: Systems and methods are disclosed for buffering data using a multi-function, multi-protocol first-in-first-out (FIFO) circuit. For example, a data buffering apparatus is provided that includes a mode selection input and a FIFO circuit that is operative to buffer a data signal between a FIFO circuit input and a FIFO circuit output, wherein the FIFO circuit is configured in an operating mode responsive to the mode selection signal.Type: GrantFiled: August 14, 2017Date of Patent: September 3, 2019Assignee: Altera CorporationInventors: Huy Ngo, Keith Duwel, Vinson Chan, Divya Vijayaraghavan, Curt Wortman
-
Patent number: 10374636Abstract: One embodiment relates a method of receiving data from a multi-lane data link. The data is encoded with an FEC code having a block length. The data is FEC encoded at a bus width which is specified within particular constraints. One constraint is that the FEC encoder bus width in bits is an exact multiple of a number of bits per symbol in the data. Another constraint may be that the FEC code block length is an exact multiple of the FEC encoder bus width. Another constraint may be that the FEC encoder bus width is an exact multiple of a number of serial lanes of the multi-lane interface. Other embodiments and features are also disclosed.Type: GrantFiled: April 4, 2016Date of Patent: August 6, 2019Assignee: Altera CorporationInventors: Haiyun Yang, Martin Langhammer, Peng Li, Divya Vijayaraghavan
-
Publication number: 20190079659Abstract: Apparatuses, methods and storage medium associated with computer-assisted or autonomous driving (CA/AD) vehicles are disclosed herein. In embodiments, CA/AD vehicles are members of a CA/AD vehicle social network (CASN) in which various CA/AD vehicles may form connections or relationships with one another. CA/AD vehicles that have an existing relationship or connection may share CASN information with one another. The CASN information may include authenticated and/or proprietary information. Other embodiments are also described and claimed.Type: ApplicationFiled: September 25, 2018Publication date: March 14, 2019Inventors: Fatema Adenwala, Ankitha Chandran, Nageen Himayat, Florence Pon, Divya Vijayaraghavan
-
Patent number: 10216219Abstract: A configurable multi-protocol transceiver implemented in an integrated circuit (“IC”) includes configurable deskew circuitry. The transceiver has various configurable deskew settings to facilitate effectively adapting transmit and/or receive communications corresponding to a selected one of a plurality of high-speed communication protocols and/or adapt to different implementations in which a deskew block addresses either just static skew or both static and dynamic skew. Configurable circuitry is adapted to control an allowed data depth of a plurality of buffers. Configurable circuitry is adapted to control a deskew character transmit insertion frequency. A programmable state machine is adapted to control read and write pointers in accordance with selectable conditions for achieving an alignment lock condition.Type: GrantFiled: November 18, 2016Date of Patent: February 26, 2019Assignee: Altera CorporationInventors: Divya Vijayaraghavan, Curt Wortman, Chong H. Lee, Vinson Chan
-
Publication number: 20190050265Abstract: Methods, apparatus, systems, and articles of manufacture for allocating a workload to an accelerator using machine learning are disclosed. An example apparatus includes a workload attribute determiner to identify a first attribute of a first workload and a second attribute of a second workload. An accelerator selection processor causes at least a portion of the first workload to be executed by at least two accelerators, accesses respective performance metrics corresponding to execution of the first workload by the at least two accelerators, and selects a first accelerator of the at least two accelerators based on the performance metrics. A neural network trainer trains a machine learning model based on an association between the first accelerator and the first attribute of the first workload. A neural network processor processes, using the machine learning model, the second attribute to select one of the at least two accelerators to execute the second workload.Type: ApplicationFiled: September 28, 2018Publication date: February 14, 2019Inventors: Divya Vijayaraghavan, Denica Larsen, Kooi Chi Ooi, Lady Nataly Pinilla Pico, Min Suet Lim
-
Publication number: 20190050715Abstract: Methods, apparatus, systems, and articles of manufacture are disclosed to improve data training of a machine learning model using a field-programmable gate array (FPGA). An example system includes one or more computation modules, each of the one or more computation modules associated with a corresponding user, the one or more computation modules training first neural networks using data associated with the corresponding users, and FPGA to obtain a first set of parameters from each of the one or more computation modules, the first set of parameters associated with the first neural networks, configure a second neural network based on the first set of parameters, execute the second neural network to generate a second set of parameters, and transmit the second set of parameters to the first neural networks to update the first neural networks.Type: ApplicationFiled: September 28, 2018Publication date: February 14, 2019Inventors: Kooi Chi Ooi, Min Suet Lim, Denica Larsen, Lady Nataly Pinilla Pico, Divya Vijayaraghavan
-
Publication number: 20190047462Abstract: In embodiments, a computer-assisted or autonomous driving (CA/AD) vehicle includes a docking platform to receive one or more unmanned aerial vehicles (UAVs) of different types to dock with the CA/AD vehicle, each UAV to include at least one sensor directed to a configurable specific use of the CA/AD vehicle, and a UAV interface to communicate with the one or more docked UAVs, including to receive sensor data obtained by the one or more UAVs. In embodiments, the CA/AD vehicle is configured to a specific use, based at least in part on the one or more UAVs docked with the CA/AD vehicle.Type: ApplicationFiled: September 25, 2018Publication date: February 14, 2019Inventors: Divya Vijayaraghavan, Nageen Himayat, Florence Pon, Fatema Adenwala, Ankitha Chandran
-
Publication number: 20180034748Abstract: Systems and methods are disclosed for buffering data using a multi-function, multi-protocol first-in-first-out (FIFO) circuit. For example, a data buffering apparatus is provided that includes a mode selection input and a FIFO circuit that is operative to buffer a data signal between a FIFO circuit input and a FIFO circuit output, wherein the FIFO circuit is configured in an operating mode responsive to the mode selection signal.Type: ApplicationFiled: August 14, 2017Publication date: February 1, 2018Inventors: Huy Ngo, Keith Duwel, Vinson Chan, Divya Vijayaraghavan, Curt Wortman
-
Patent number: 9736086Abstract: Systems and methods are disclosed for buffering data using a multi-function, multi-protocol first-in-first-out (FIFO) circuit. For example, a data buffering apparatus is provided that includes a mode selection input and a FIFO circuit that is operative to buffer a data signal between a FIFO circuit input and a FIFO circuit output, wherein the FIFO circuit is configured in an operating mode responsive to the mode selection signal.Type: GrantFiled: April 29, 2011Date of Patent: August 15, 2017Assignee: Altera CorporationInventors: Huy Ngo, Keith Duwel, Vinson Chan, Divya Vijayaraghavan, Curt Wortman
-
Patent number: 9531646Abstract: Embodiments include a configurable multi-protocol transceiver including configurable deskew circuitry. In one embodiment, configurable circuitry is adapted to control an allowed data depth of a plurality of buffers. In another embodiment, configurable circuitry is adapted to control a deskew character transmit insertion frequency. In another embodiment, a programmable state machine is adapted to control read and write pointers in accordance with selectable conditions for achieving an alignment lock condition. In another embodiment, configurable circuitry is adaptable to select between logic and routing resources in the transceiver and logic and routing resources in a core of the IC in which the transceiver is implemented for controlling at least certain deskew operations.Type: GrantFiled: December 7, 2009Date of Patent: December 27, 2016Assignee: Altera CorporationInventors: Divya Vijayaraghavan, Curt Wortman, Chong H. Lee, Vinson Chan
-
Patent number: 9331714Abstract: One embodiment relates a method of receiving data from a multi-lane data link. The data is encoded with an FEC code having a block length. The data is FEC decoded at a bus width which is specified within particular constraints. One constraint is that the FEC decoder bus width in bits is an exact multiple of a number of bits per symbol in the data. Another constraint may be that the FEC code block length is an exact multiple of the FEC decoder bus width. Another constraint may be that the FEC decoder bus width is an exact multiple of a number of serial lanes of the multi-lane interface. Other embodiments and features are also disclosed.Type: GrantFiled: April 26, 2013Date of Patent: May 3, 2016Assignee: Altera CorporationInventors: Haiyun Yang, Martin Langhammer, Peng Li, Divya Vijayaraghavan
-
Patent number: 9270500Abstract: One embodiment relates to an integrated circuit configured to perform dynamic transmit equalization of a bi-directional lane. The integrated circuit including an interface between the physical coding and media access control circuitry, and an equalization control circuit which is external to the physical coding circuitry and which is configured to perform the dynamic transmit equalization using said interface. Another embodiment relates to a transceiver circuit which includes physical coding circuitry and media access control circuitry. The transceiver circuit further includes an interface between the physical coding circuitry and the media access control circuitry and an equalization controller which is external to the physical coding circuitry and which is configured to perform dynamic transmit equalization using said interface. The interface is configured to provide transmit coefficient data in a time-multiplexed signal format from the media access control circuitry to the physical coding circuitry.Type: GrantFiled: December 13, 2013Date of Patent: February 23, 2016Assignee: Altera CorporationInventors: Divya Vijayaraghavan, Gopi Krishnamurthy, Ning Xue, Chong H. Lee