Patents by Inventor Dong-Hyuk Ju
Dong-Hyuk Ju has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9759764Abstract: A method includes varying spacing between at least one of a source region or a drain region and a well contact region to create a group of configurations. The method further includes determining an effect of latchup on each configuration.Type: GrantFiled: December 15, 2014Date of Patent: September 12, 2017Assignee: Cypress Semiconductor CorporationInventors: Chuan Lin, Dong-Hyuk Ju, Imran Khan, Jun Kang, Shibly S. Ahmed
-
Patent number: 8912014Abstract: A method includes varying spacing between at least one of a source region or a drain region and a well contact region to create a group of configurations. The method further includes determining an effect of latchup on each configuration.Type: GrantFiled: January 18, 2006Date of Patent: December 16, 2014Assignee: Spansion LLCInventors: Chuan Lin, Dong-Hyuk Ju, Imran Khan, Jun Kang, Shibly S. Ahmed
-
Publication number: 20140038378Abstract: A metal oxide semiconductor field effect transistor (MOSFET) with source side punch-through protection implant. Specifically, the MOSFET comprises a semiconductor substrate, a gate stack formed above the semiconductor substrate, source and drain regions, and a protection implant. The semiconductor substrate comprises a first p-type doping concentration. The source and drain regions comprise an n-type doping concentration, and are formed on opposing sides of the gate stack in the semiconductor substrate. The protection implant comprises a second p-type doping concentration, and is formed in the semiconductor substrate under the source region and surrounds the source region in order to protect the source region from the depletion region corresponding to the drain region.Type: ApplicationFiled: August 12, 2013Publication date: February 6, 2014Applicant: Spansion LLCInventors: Imran KHAN, Richard M. FASTOW, Dong-Hyuk JU
-
Patent number: 8633083Abstract: A metal oxide semiconductor field effect transistor (MOSFET) with source side punch-through protection implant. Specifically, the MOSFET comprises a semiconductor substrate, a gate stack formed above the semiconductor substrate, source and drain regions, and a protection implant. The semiconductor substrate comprises a first p-type doping concentration. The source and drain regions comprise an n-type doping concentration, and are formed on opposing sides of the gate stack in the semiconductor substrate. The protection implant comprises a second p-type doping concentration, and is formed in the semiconductor substrate under the source region and surrounds the source region in order to protect the source region from the depletion region corresponding to the drain region.Type: GrantFiled: August 12, 2013Date of Patent: January 21, 2014Assignee: Spansion LLCInventors: Imran Khan, Richard Fastow, Dong-Hyuk Ju
-
Patent number: 8536011Abstract: A memory device includes a substrate and source and drain regions formed in the substrate. The source and drain regions include both phosphorous and arsenic and the phosphorous may be implanted prior to the arsenic. The memory device also includes a first dielectric layer formed over the substrate and a charge storage element formed over the first dielectric layer. The memory device may further include a second dielectric layer formed over the charge storage element and a control gate formed over the second dielectric layer.Type: GrantFiled: March 29, 2011Date of Patent: September 17, 2013Assignee: Spansion LLCInventors: Shibly S. Ahmed, Jun Kang, Hsiao-Han Thio, Imran Khan, Dong-Hyuk Ju, Chuan Lin
-
Patent number: 8530977Abstract: A metal oxide semiconductor field effect transistor (MOSFET) with source side punch-through protection implant. Specifically, the MOSFET comprises a semiconductor substrate, a gate stack formed above the semiconductor substrate, source and drain regions, and a protection implant. The semiconductor substrate comprises a first p-type doping concentration. The source and drain regions comprise an n-type doping concentration, and are formed on opposing sides of the gate stack in the semiconductor substrate. The protection implant comprises a second p-type doping concentration, and is formed in the semiconductor substrate under the source region and surrounds the source region in order to protect the source region from the depletion region corresponding to the drain region.Type: GrantFiled: June 27, 2003Date of Patent: September 10, 2013Assignee: Spansion LLCInventors: Imran Khan, Richard M. Fastow, Dong-Hyuk Ju
-
Publication number: 20120228704Abstract: A high-voltage transistor is formed in a deep well of a first conductivity type that has been formed in a semiconductor substrate or epitaxial layer of a second conductivity type. A body region of the second conductivity type is formed in the deep well, into which a source region of the first conductivity type is formed. A drain region of the first conductivity type is formed in the deep well and separated from the body region by a drift region in the deep well. A gate dielectric layer is formed over the body region, and a first polysilicon layer formed over the gate dielectric layer embodies the gate of the transistor. The field plate dielectric layer is formed over the drift region after the gate has been formed. Finally, the field plate dielectric is covered by a second polysilicon layer having a field plate positioned over the field plate dielectric layer in the drift region.Type: ApplicationFiled: March 7, 2011Publication date: September 13, 2012Inventor: Dong-Hyuk Ju
-
Publication number: 20110176363Abstract: A memory device includes a substrate and source and drain regions formed in the substrate. The source and drain regions include both phosphorous and arsenic and the phosphorous may be implanted prior to the arsenic. The memory device also includes a first dielectric layer formed over the substrate and a charge storage element formed over the first dielectric layer. The memory device may further include a second dielectric layer formed over the charge storage element and a control gate formed over the second dielectric layer.Type: ApplicationFiled: March 29, 2011Publication date: July 21, 2011Applicant: SPANSION LLCInventors: Shibly S. AHMED, Jun KANG, Hsiao-Han THIO, Imran KHAN, Dong-Hyuk JU, Chuan LIN
-
Patent number: 7939440Abstract: A memory device includes a substrate and source and drain regions formed in the substrate. The source and drain regions include both phosphorous and arsenic and the phosphorous may be implanted prior to the arsenic. The memory device also includes a first dielectric layer formed over the substrate and a charge storage element formed over the first dielectric layer. The memory device may further include a second dielectric layer formed over the charge storage element and a control gate formed over the second dielectric layer.Type: GrantFiled: June 15, 2005Date of Patent: May 10, 2011Assignee: Spansion LLCInventors: Shibly S. Ahmed, Jun Kang, Hsiao-Han Thio, Imran Khan, Dong-Hyuk Ju, Chuan Lin
-
Patent number: 7776696Abstract: Making gates having multiple thicknesses on the same substrate in a given process flow is provided. For example, a method of making a semiconductor structure having at least two gates of different thickness involves forming a first gate layer having a first thickness; patterning a first hard mask over a portion of the first gate layer to define a first gate underneath the first hard mask having a first gate thickness; forming a second gate layer having a second thickness over the first gate layer and the first hard mask; patterning a second hard mask over a portion of the second gate layer to define a second gate underneath the second hard mask having a second gate thickness; removing portions of the first gate layer and the second gate layer that are not under the first hard mask and the second hard mask; and removing the first hard mask and the second hard mask to provide two gates of different thicknesses.Type: GrantFiled: April 30, 2007Date of Patent: August 17, 2010Assignee: Spansion LLCInventors: Imran Khan, Ahmed Shibly, Dong-Hyuk Ju
-
Publication number: 20080268630Abstract: Making gates having multiple thicknesses on the same substrate in a given process flow is provided. For example, a method of making a semiconductor structure having at least two gates of different thickness involves forming a first gate layer having a first thickness; patterning a first hard mask over a portion of the first gate layer to define a first gate underneath the first hard mask having a first gate thickness; forming a second gate layer having a second thickness over the first gate layer and the first hard mask; patterning a second hard mask over a portion of the second gate layer to define a second gate underneath the second hard mask having a second gate thickness; removing portions of the first gate layer and the second gate layer that are not under the first hard mask and the second hard mask; and removing the first hard mask and the second hard mask to provide two gates of different thicknesses.Type: ApplicationFiled: April 30, 2007Publication date: October 30, 2008Applicant: SPANSION LLCInventors: Imran Khan, Ahmed Shibly, Dong-Hyuk Ju
-
Patent number: 7253068Abstract: The silicon-on-insulator (SOI) arrangement provides dual SOI film thicknesses for body-resistance control and provides a bulk silicon substrate on which a buried oxide (BOX) layer is provided. The BOX layer has recesses formed therein and unrecessed portions. The silicon layer is formed on the BOX layer and closes the recesses and covers the unrecessed portions of the BOX layer. Shallow trench isolation regions define and isolate first silicon regions from second silicon regions that each include one of the recesses. Floating-body devices are formed within the first silicon regions, which exhibit a first thickness, and body-tied devices are formed within the second silicon regions that include the thicker silicon of the recesses.Type: GrantFiled: April 29, 2004Date of Patent: August 7, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Dong-Hyuk Ju, Srinath Krishnan, Mario Pelella
-
Publication number: 20070052002Abstract: A memory device includes a substrate and source and drain regions formed in the substrate. The source and drain regions include both phosphorous and arsenic and the phosphorous may be implanted prior to the arsenic. The memory device also includes a first dielectric layer formed over the substrate and a charge storage element formed over the first dielectric layer. The memory device may further include a second dielectric layer formed over the charge storage element and a control gate formed over the second dielectric layer.Type: ApplicationFiled: June 15, 2005Publication date: March 8, 2007Inventors: Shibly Ahmed, Jun Kang, Hsiao-Han Thio, Imran Khan, Dong-Hyuk Ju, Chuan Lin
-
Patent number: 7122863Abstract: A semiconductor-on-insulator (SOI) device. The SOI device includes an SOI wafer including an active layer, a substrate and a buried insulation layer disposed therebetween. The buried insulation layer includes an oxide trap region disposed along an upper surface of the buried insulation layer, the oxide trap region having a plurality of oxide traps to promote carrier recombination.Type: GrantFiled: May 7, 2001Date of Patent: October 17, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Dong-Hyuk Ju, William G. En, Srinath Krishnan, Xilin Judy An
-
Patent number: 7026230Abstract: The present invention is a method for fabricating a memory device. In one embodiment, an impurity concentration is created in a semiconductor substrate of a memory device. An annealing process is then performed. A second impurity concentration is created in a second region of the semiconductor substrate and a second annealing process is performed.Type: GrantFiled: September 11, 2003Date of Patent: April 11, 2006Assignee: Advanced Micro Devices, Inc.Inventor: Dong-Hyuk Ju
-
Patent number: 7011998Abstract: The present invention is a high voltage transistor formation method and system that includes a varying or gradient concentration lightly doped drain and source implant region. The lightly doped drain (LDD) implant region has gradient concentration characteristics that provide a higher concentration under a source and drain and lower concentration close to a surface source drain channel formation under a gate. A lightly doped drain tilt implant process is utilized to form a component area (e.g., a transistor source and/or drain area) with gradient doping profiles. The varying concentration profile provides a smooth electrical characteristic transformation between regions that reduces the probability of hot electron generation otherwise associated with electrical fields that cross abrupt changes between different conductivity orientation regions. The higher concentration of the light dopants at the bottom of the source and drain regions also helps reduce the probability of deep junction breakdown.Type: GrantFiled: January 12, 2004Date of Patent: March 14, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Dong-Hyuk Ju, Nga-Ching (Alan) Wong
-
Patent number: 6897518Abstract: A flash memory cell of the present invention comprises a floating gate, having a charge trapping region and a fin region. A source region and a drain region is formed proximate the floating gate. A control gate is formed above the charge trapping region of the floating gate. The fin region advantageously reduces leakage current, thereby allowing further scaling of the cell.Type: GrantFiled: July 10, 2003Date of Patent: May 24, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Sheung Hee Park, Richard M. Fastow, Dong-Hyuk Ju
-
Leaky, thermally conductive insulator material (LTCIM) in semiconductor-on-insulator (SOI) structure
Patent number: 6717212Abstract: A device and method for making a semiconductor-on-insulator (SOI) structure having a leaky, thermally conductive material (LTCIM) layer disposed between a semiconductor substrate and a semiconductor layer.Type: GrantFiled: June 12, 2001Date of Patent: April 6, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Dong-Hyuk Ju, William George En, Srinath Krishnan, Concetta E. Riccobene, Zoran Krivokapic, Judy Xilin An, Bin Yu -
Patent number: 6713819Abstract: An integrated circuit formed in semiconductor-on-insulator format. The integrated circuit includes a layer of semiconductor material disposed on an insulating layer, where the insulating layer disposed on a substrate. A first and a second MOSFET are provided such that one of a source and a drain of the first MOSFET is disposed adjacent one of a source and a drain of the second MOSFET. An amorphous region is formed in the layer of semiconductor material and extending from an upper surface of the layer of semiconductor material to the isolation layer. The amorphous region is formed between a crystalline portion of the one of the source and the drain of the first MOSFET and a crystalline portion of the one of the source and the drain of the second MOSFET.Type: GrantFiled: April 8, 2002Date of Patent: March 30, 2004Assignee: Advanced Micro Devices, Inc.Inventors: William G. En, Dong-Hyuk Ju, Srinath Krishnan
-
Patent number: 6566213Abstract: A transistor device formed on a semiconductor-on-insulator (SOI) substrate with a buried oxide (BOX) layer disposed thereon and an active layer disposed on the BOX layer having active regions defined by isolation trenches. The device includes a gate defining a channel interposed between a source and a drain formed within the active region of the SOI substrate. Further, the device includes a plurality of thin silicide layers formed on the source and the drain. Additionally, at least an upper silicide layer of the plurality of thin silicide layers extends beyond a lower silicide layer. Further still, the device includes a disposable spacer used in the formation of the device. The device further includes a second plurality of thin silicide layers formed on a polysilicon electrode of the gate.Type: GrantFiled: April 2, 2001Date of Patent: May 20, 2003Assignee: Advanced Micro Devices, Inc.Inventors: William G. En, Srinath Krishnan, Dong-Hyuk Ju, Bin Yu