Patents by Inventor Dong-Hun Kwak
Dong-Hun Kwak has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240155844Abstract: A semiconductor memory device includes a mold structure including gate electrodes stacked on a first substrate, a channel structure that penetrates a first region of the mold structure to cross the gate electrodes, a first through structure that penetrates a second region of the mold structure, and a second through structure that penetrates a third region of the mold structure. The mold structure further includes memory cell blocks extending in a first direction and spaced apart in a second direction, and a dummy block extending in the first direction and disposed between the memory cell blocks. Each of the memory cell blocks and the dummy block includes a cell region and an extension region arranged in the first direction. The first region is the cell region of one of the memory cell blocks, the second region is the extension region of the one of the memory cell blocks, and the third region is the extension region of the dummy block.Type: ApplicationFiled: January 17, 2024Publication date: May 9, 2024Inventors: Myung Hun Lee, Dong Ha Shin, Pan Suk Kwak, Dae Seok Byeon
-
Publication number: 20240126642Abstract: A storage device includes a memory device and a controller. The memory device includes a memory region configured by a plurality of memory cells. The controller is configured to set at least one prohibited threshold voltage distribution for the memory region based on a result of an operation on the memory region.Type: ApplicationFiled: July 3, 2023Publication date: April 18, 2024Applicant: SK hynix Inc.Inventors: Suk Hwan CHOI, Dong Hun KWAK
-
Patent number: 11950425Abstract: A mold structure includes gate electrodes stacked on a first substrate, a channel structure penetrating a first region of the mold structure to cross the gate electrodes, a first through structure penetrating a second region of the mold structure, and a second through structure penetrating a third region of the mold structure. The mold structure includes memory cell blocks extending in a first direction and spaced apart in a second direction, and a dummy block extending in the first direction and disposed between the memory cell blocks. Each of the memory cell and dummy blocks includes a cell region and an extension region arranged in the first direction. The first region is the cell region of one of the memory cell blocks, the second region is the extension region of the one of the memory cell blocks, and the third region is the extension region of the dummy block.Type: GrantFiled: May 6, 2021Date of Patent: April 2, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Myung Hun Lee, Dong Ha Shin, Pan Suk Kwak, Dae Seok Byeon
-
Patent number: 11948645Abstract: An electronic device, and more particularly, a page buffer is provided. The page buffer includes a sensing node configured to sense a potential of a bit line coupled to a memory cell, a precharging circuit coupled to the sensing node and configured to precharge a potential of the sensing node to a first voltage during an evaluation operation on the memory cell, a discharging circuit coupled to the sensing node and configured to discharge the potential of the sensing node from the first voltage to a second voltage, and a latch circuit coupled to the discharging circuit and configured to store therein data sensed from the memory cell based on a result of comparing the potential of the sensing node with a reference voltage after the potential of the sensing node is discharged to the second voltage and a predetermined period elapses.Type: GrantFiled: January 13, 2022Date of Patent: April 2, 2024Assignee: SK hynix Inc.Inventors: Yeong Jo Mun, Dong Hun Kwak
-
Patent number: 11942140Abstract: A nonvolatile memory device includes a memory cell array and a row decoder. The memory cell array includes a plurality of mats. A first cell string of first mat is connected to a plurality of first word-lines, a first bit-line and a first string selection line. A second cell string of second mat is connected to a plurality of second word-lines, a second bit-line and a second string selection line. Each of the first and second cell strings includes a ground selection transistor, memory cells, and a string selection transistor coupled in series. The row decoder applies a first voltage to a third word-line among the plurality of first and second word-lines for a first period of time in a single mat mode and to apply a second voltage to the third word-line for a second period of time longer than the first period of time in a multi-mat mode.Type: GrantFiled: October 1, 2022Date of Patent: March 26, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hee-Woong Kang, Dong-Hun Kwak, Jun-Ho Seo, Hee-Won Lee
-
Patent number: 11915762Abstract: A memory device includes a controller that performs a program verification after a first program pulse is applied to the at least one non-volatile memory cell. The first program pulse is applied during a data program operation and the data program operation includes applying program pulses to program multi-bit data to the at least one non-volatile memory cell. The controller also determines a program mode for the at least one non-volatile memory cell based on a result of the program verification, and changes at least one of a level of a first control voltage based on the program mode. The first control voltage is applied to a drain select line coupled to the at least one non-volatile memory cell.Type: GrantFiled: December 10, 2021Date of Patent: February 27, 2024Assignee: SK hynix Inc.Inventors: Tae Hun Park, Dong Hun Kwak, Hyung Jin Choi
-
Patent number: 11894059Abstract: A memory device includes a memory structure including at least one non-volatile memory cell capable of storing multi-bit data, and a control device configured to perform a program verification after a first program pulse is applied to the at least one non-volatile memory cell, determine a program mode for the at least one non-volatile memory cell based on a result of the program verification, and change a level of a pass voltage, applied to another non-volatile memory cell coupled to the at least one non-volatile memory cell, from a first level to a second level which is higher than the first level, or a setup time for changing a potential of a bit line coupled to the at least one non-volatile memory cell, according to the program mode.Type: GrantFiled: December 10, 2021Date of Patent: February 6, 2024Assignee: SK hynix Inc.Inventors: Tae Hun Park, Dong Hun Kwak
-
Publication number: 20240028218Abstract: A memory device includes memory cells connected to a plurality of word lines. The memory device also includes a read operation performer configured to perform a read operation of applying an equalizing voltage to the plurality of word lines and applying a read voltage to a selected word line. The memory device further includes a fail cell counter configured to count a number of on cells among selected memory cells connected to the selected word line at each of time points. The memory device additionally includes a read operation controller configured to control the read operation performer to determine a length of an evaluation period based on a result of comparing the number of on cells at each of the time points, and configured to sense a voltage of bit lines respectively connected to the selected memory cells after the evaluation period elapses from the time.Type: ApplicationFiled: December 6, 2022Publication date: January 25, 2024Applicant: SK hynix Inc.Inventors: Chan Hui JEONG, Dong Hun KWAK, Se Chun PARK
-
Publication number: 20240020022Abstract: A memory device includes a precharge time information storage for storing information on a first precharge time for which a bit line control signal is applied and a second precharge time for which a source line control signal is applied, which are determined according to a degree to which a program operation is performed. The memory device also includes a precharge voltage controller for providing the bit line control signal and the source line control signal respectively to page buffers and a source line driver for a longer precharge time selected from the first precharge time and the second precharge time in the program operation.Type: ApplicationFiled: December 1, 2022Publication date: January 18, 2024Applicant: SK hynix Inc.Inventors: Chan Hui JEONG, Dong Hun KWAK, Se Chun PARK
-
Patent number: 11862258Abstract: An operating method of a memory device, comprises: a program operation of applying a program voltage to a selected word line to program selected memory cells connected to the selected word line, a first verification operation of applying a first verification voltage to the selected word line and applying a first verification pass voltage to unselected word lines to verify a first program state of the selected memory cells, and a second verification operation of applying a second verification voltage to the selected word line and applying a second verification pass voltage to the unselected word lines to verify a second program state higher than the first program state.Type: GrantFiled: November 19, 2021Date of Patent: January 2, 2024Assignee: SK hynix Inc.Inventors: Hyun Seob Shin, Dong Hun Kwak, Sung Hyun Hwang
-
Publication number: 20230402096Abstract: Provided herein may be a memory device and a method of operating the same. The memory device may include a plurality of memory cell strings, a peripheral circuit configured to, using a plurality of read voltages, perform a read operation that reads data that is stored in a selected memory cell that is included in a selected memory cell string, and an operation controller configured to control the peripheral circuit to perform the read operation by using a first read voltage, a first potential adjustment operation, and the read operation by using a second read voltage that is lower than the first read voltage, wherein the first potential adjustment operation is an operation that applies a first turn-on voltage to unselected source select lines that are coupled to unselected memory cell strings for a first period and thereafter applies a ground voltage to the unselected source select lines.Type: ApplicationFiled: October 24, 2022Publication date: December 14, 2023Applicant: SK hynix Inc.Inventors: Jong Kyung PARK, Jae Yeop JUNG, Dong Hun KWAK
-
Publication number: 20230386581Abstract: A method of operating a non-volatile memory device includes performing a first sensing operation on the non-volatile memory device during a first sensing time including a first section, a second section, and a third section. The performing of the first sensing operation includes applying a first voltage level, which is variable according to a first target voltage level, to a selected word line in the first section, applying a second voltage level, which is different from the first voltage level, to the selected word line in the second section, and applying the first target voltage level, which is different from the second voltage level, to the selected word line in the third section. The first voltage level becomes greater as the first target voltage level becomes greater.Type: ApplicationFiled: August 15, 2023Publication date: November 30, 2023Inventor: Dong-Hun Kwak
-
Publication number: 20230350576Abstract: A memory device includes: a memory cell array including a first memory cell group including memory cells located within a first physical distance from a reference node and a second memory cell group including memory cells located beyond the first physical distance from the reference node; a peripheral circuit configured to perform a program operation of applying program voltages increasing gradually to memory cells included in the memory cell array through word lines; and control logic configured to determine a time at which a first program permission voltage is applied to the first memory cell group and determine a magnitude of the first program permission voltage on the basis of a magnitude of the program voltages in response to a gradual increase in the program voltages, the control logic is further configured to control the peripheral circuit to apply the first program permission voltage to the first memory cell group through bit lines.Type: ApplicationFiled: October 10, 2022Publication date: November 2, 2023Applicant: SK hynix Inc.Inventors: Hyun Seob SHIN, Dong Hun KWAK
-
Patent number: 11791002Abstract: A method of operating a semiconductor memory device includes starting a program operation on selected memory cells using a main verification voltage and an auxiliary verification voltage in response to a program command, receiving a program suspend command during the program operation, and changing at least one auxiliary voltage verification result information among threshold voltage states which are not program-passed to at least one data pattern among threshold voltage states which program-passed, in response to the program suspend command.Type: GrantFiled: August 5, 2022Date of Patent: October 17, 2023Assignee: SK hynix Inc.Inventors: Yeong Jo Mun, Dong Hun Kwak
-
Publication number: 20230298679Abstract: A method of operating a semiconductor memory device includes starting a program operation on selected memory cells using a main verification voltage and an auxiliary verification voltage in response to a program command, receiving a program suspend command during the program operation, and changing at least one auxiliary voltage verification result information among threshold voltage states which are not program-passed to at least one data pattern among threshold voltage states which program-passed, in response to the program suspend command.Type: ApplicationFiled: August 5, 2022Publication date: September 21, 2023Applicant: SK hynix Inc.Inventors: Yeong Jo MUN, Dong Hun KWAK
-
Publication number: 20230298669Abstract: A memory device includes a plurality of memory cells, where each memory cell is configured to be in an erased state or one of a plurality of program states according to data stored therein. The memory device also includes a peripheral circuit configured to, in a program operation on the plurality of memory cells, perform a first program voltage application operation on first memory cells, the first memory cells being to be programmed to first respective program states. The peripheral circuit is also configured to perform, after the first program voltage application operation, a pre-program voltage application operation on second memory cells, the second memory cells being to be programmed to second respective program states.Type: ApplicationFiled: January 10, 2023Publication date: September 21, 2023Applicant: SK hynix Inc.Inventors: Hyun Seob SHIN, Dong Hun KWAK
-
Patent number: 11763894Abstract: A method of operating a non-volatile memory device includes performing a first sensing operation on the non-volatile memory device during a first sensing time including a first section, a second section, and a third section. The performing of the first sensing operation includes applying a first voltage level, which is variable according to a first target voltage level, to a selected word line in the first section, applying a second voltage level, which is different from the first voltage level, to the selected word line in the second section, and applying the first target voltage level, which is different from the second voltage level, to the selected word line in the third section. The first voltage level becomes greater as the first target voltage level becomes greater.Type: GrantFiled: September 21, 2022Date of Patent: September 19, 2023Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Hun Kwak
-
Publication number: 20230238064Abstract: Provided herein may be a memory device and a method of operating the same. The memory device may include a plurality of memory cells, a program operation performer configured to perform a plurality of program loops on the plurality of memory cells, a step voltage calculator configured to calculate a step voltage, the step voltage being a difference of magnitude between program voltages that are applied in any two consecutive program loops, a reference bit determiner configured to determine a reference number of fail bits based on a magnitude of the step voltage, and a verification result generator configured to generate verification result information based on a result of a comparison between the reference number of fail bits and a number of on-cells, among the plurality of memory cells, identified in a verify operation that is included in a program loop, among the plurality of program loops.Type: ApplicationFiled: June 24, 2022Publication date: July 27, 2023Applicant: SK hynix Inc.Inventors: Hyun Seob SHIN, Dong Hun KWAK
-
Publication number: 20230197166Abstract: A method of operating a non-volatile memory device includes performing a first sensing operation on the non-volatile memory device during a first sensing time including a first section, a second section, and a third section. The performing of the first sensing operation includes applying a first voltage level, which is variable according to a first target voltage level, to a selected word line in the first section, applying a second voltage level, which is different from the first voltage level, to the selected word line in the second section, and applying the first target voltage level, which is different from the second voltage level, to the selected word line in the third section. The first voltage level becomes greater as the first target voltage level becomes greater.Type: ApplicationFiled: February 10, 2023Publication date: June 22, 2023Inventor: Dong-Hun Kwak
-
Publication number: 20230113235Abstract: The present disclosure relates to an electronic device. A memory device includes a plurality of memory cells coupled to a plurality of word lines, a voltage generator generating program-related voltages to be applied to the plurality of word lines, an address decoder transferring the program-related voltages to the plurality of word lines, and an operation controller controlling the voltage generator and the address decoder to apply a program voltage to a selected word line among the plurality of word lines, a second pass voltage to adjacent word lines neighboring the selected word line, a first pass voltage to remaining word lines except for the selected word line and the adjacent word lines, and to apply a ground voltage to the selected word line and the first pass voltage to the adjacent word lines during a first period.Type: ApplicationFiled: March 24, 2022Publication date: April 13, 2023Inventors: Chan Hui JEONG, Dong Hun KWAK, Se Chun PARK