Patents by Inventor Dorit Shapira
Dorit Shapira has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10216246Abstract: In an embodiment, a processor includes processing cores, and a central control unit to: concurrently execute an outer control loop and an inner control loop, wherein the outer control loop is to monitor the processor as a whole, and wherein the inner control loop is to monitor a first processing core included in the processor; determine, based on the outer control loop, a first control action for the first processing core included in the processor; determine, based on the inner control loop, a second control action for the first processing core included in the processor; based on a comparison of the first control action and the second control action, select one of the first control action and the second control action as a selected control action; and apply the selected control action to the first processing core. Other embodiments are described and claimed.Type: GrantFiled: September 30, 2016Date of Patent: February 26, 2019Assignee: Intel CorporationInventors: Doron Rajwan, Efraim Rotem, Eliezer Weissmann, Avinash N. Ananthakrishnan, Dorit Shapira
-
Publication number: 20190041951Abstract: An apparatus is provided, where the apparatus includes a plurality of components; a first sensing system to measure first power consumed by first one or more components of the plurality of components; a second sensing system to measure second power consumed by the apparatus; an analog-to-digital converter (ADC) to generate an identification (ID) that is representative of the second power consumed by the apparatus; and a controller to allocate power budget to one or more components of the plurality of components, based on the measurement of the first power and the ID.Type: ApplicationFiled: June 19, 2018Publication date: February 7, 2019Inventors: Dorit Shapira, Anand K. Enamandram, Daniel Cartagena, Krishnakanth Sistla, Jorge P. Rodriguez, Efraim Rotem, Nir Rosenzweig
-
Publication number: 20180373287Abstract: An apparatus system is provided which comprises: a first component and a second component; a first circuitry to assign the first component to a first group of components, and to assign the second component to a second group of components; and a second circuitry to assign a first maximum frequency limit to the first group of components, and to assign a second maximum frequency limit to the second group of components, wherein the first component and the second component are to respectively operate in accordance with the first maximum frequency limit and the second maximum frequency limit.Type: ApplicationFiled: June 23, 2017Publication date: December 27, 2018Inventors: Asma H. Al-Rawi, Federico Ardanaz, Jonathan M. Eastep, Dorit Shapira, Krishnakanth Sistla, Nikhil Gupta, Vasudevan Srinivasan, Chris MacNamara
-
Patent number: 9983644Abstract: In one embodiment, a processor includes at least one core, at least one thermal sensor, and a power controller including a first logic to dynamically update a time duration for which the at least one core is enabled to be in a turbo mode. Other embodiments are described and claimed.Type: GrantFiled: November 10, 2015Date of Patent: May 29, 2018Assignee: Intel CorporationInventors: Shmuel Zobel, Maxim Levit, Efraim Rotem, Eliezer Weissmann, Doron Rajwan, Dorit Shapira, Nadav Shulman
-
Publication number: 20180095932Abstract: In an embodiment, a processor includes processing cores, and a central control unit to: concurrently execute an outer control loop and an inner control loop, wherein the outer control loop is to monitor the processor as a whole, and wherein the inner control loop is to monitor a first processing core included in the processor; determine, based on the outer control loop, a first control action for the first processing core included in the processor; determine, based on the inner control loop, a second control action for the first processing core included in the processor; based on a comparison of the first control action and the second control action, select one of the first control action and the second control action as a selected control action; and apply the selected control action to the first processing core. Other embodiments are described and claimed.Type: ApplicationFiled: September 30, 2016Publication date: April 5, 2018Inventors: DORON RAJWAN, EFRAIM ROTEM, ELIEZER WEISSMANN, AVINASH N. ANANTHAKRISHNAN, DORIT SHAPIRA
-
Publication number: 20180095913Abstract: In an embodiment, a processor includes at least one execution unit to execute instructions, and an interrupt generation unit. The interrupt generation unit may be to: receive a plurality of values indicating thermal status values for a memory unit at multiple points in time across a first time window; determine a running average value based on the plurality of values indicating thermal status values in the memory unit; and in response to a determination that the running average value has exceeded a high thermal status threshold value, generate a thermal interrupt indicating a high thermal status event in the processor. Other embodiments are described and claimed.Type: ApplicationFiled: September 30, 2016Publication date: April 5, 2018Inventors: XIUTING C. MAN, JEREMY J. SHRALL, DEEPAK GANAPATHY, DORIT SHAPIRA
-
Publication number: 20180059748Abstract: In an embodiment, a processor includes a plurality of cores and a plurality of temperature sensors, where each core is proximate to at least one temperature sensor. The processor also includes a power control unit (PCU) including temperature logic to receive temperature data that includes a corresponding temperature value from each of the temperature sensors. Responsive to an indication that a highest temperature value of the temperature data exceeds a threshold, the temperature logic is to adjust a plurality of domain frequencies according to a determined policy that is based on instruction execution characteristics of at least two of the plurality of cores. Each domain frequency is associated with a corresponding domain that includes at least one of the plurality of cores and each domain frequency is independently adjustable. Other embodiments are described and claimed.Type: ApplicationFiled: September 13, 2017Publication date: March 1, 2018Inventors: Nir Rosenzweig, Doron Rajwan, Dorit Shapira, Nadav Shulman, Tomer Ziv
-
Patent number: 9904339Abstract: In one embodiment, a processor includes multiple cores and a power control unit (PCU) coupled to the cores. The PCU has a stress detector to receive a voltage and a temperature at which the processor is operating and calculate lifetime statistical information including effective reliability stress, maintain the lifetime statistical information over multiple boot cycles of a computing system such as personal computer, server computer, tablet computer, smart phone or any other computing platform, control one or more operating parameters of the processor based on the lifetime statistical information, and communicate at least a portion of the lifetime statistical information to a user and/or a management entity via an interface of the processor. Other embodiments are described and claimed.Type: GrantFiled: September 10, 2014Date of Patent: February 27, 2018Assignee: Intel CorporationInventors: Dorit Shapira, Efraim Rotem, Doron Rajwan, Nadav Shulman, Esfir Natanzon, Nir Rosenzweig
-
Patent number: 9791904Abstract: In an embodiment, a processor includes a plurality of cores and a plurality of temperature sensors, where each core is proximate to at least one temperature sensor. The processor also includes a power control unit (PCU) including temperature logic to receive temperature data that includes a corresponding temperature value from each of the temperature sensors. Responsive to an indication that a highest temperature value of the temperature data exceeds a threshold, the temperature logic is to adjust a plurality of domain frequencies according to a determined policy that is based on instruction execution characteristics of at least two of the plurality of cores. Each domain frequency is associated with a corresponding domain that includes at least one of the plurality of cores and each domain frequency is independently adjustable. Other embodiments are described and claimed.Type: GrantFiled: August 15, 2014Date of Patent: October 17, 2017Assignee: Intel CorporationInventors: Nir Rosenzweig, Doron Rajwan, Dorit Shapira, Nadav Shulman, Tomer Ziv
-
Publication number: 20170177065Abstract: A method and apparatus for providing power state information using in-band signaling are described. In one embodiment, an integrated circuit (IC) device comprises a controller operable to receive a command from a platform control bus, the command requesting data that is unrelated to information about a power state in which the IC resides; and control logic operable to obtain data for inclusion in a response to the command, wherein the controller is operable to send the response over a bus, the response containing at least a portion of the data responsive to the command and containing power state information for the IC.Type: ApplicationFiled: December 16, 2015Publication date: June 22, 2017Inventors: Doron Rajwan, Dorit Shapira, Itai Feit, Nadav Shulman, Efraim (Efi) Rotem, Tal Kuzi, Eliezer Weissmann, Tomer Ziv, Nir Rosenzweig
-
Publication number: 20170131754Abstract: In one embodiment, a processor includes at least one core, at least one thermal sensor, and a power controller including a first logic to dynamically update a time duration for which the at least one core is enabled to be in a turbo mode. Other embodiments are described and claimed.Type: ApplicationFiled: November 10, 2015Publication date: May 11, 2017Inventors: Shmuel Zobel, Maxim Levit, Efraim Rotem, Eliezer Weissmann, Doron Rajwan, Dorit Shapira, Nadav Shulman
-
Patent number: 9535812Abstract: In an embodiment, a processor includes measurement logic to measure a usage associated with the processor. The processor also includes statistical logic to determine, based on a statistical procedure, whether to provide a permission to record an increase in usage responsive to an indication that the usage has increased by a defined amount. The processor also includes control logic to record the defined increase in usage in non-volatile memory responsive to receipt of the permission to record from the statistical logic. Other embodiments are described and claimed.Type: GrantFiled: June 28, 2013Date of Patent: January 3, 2017Assignee: Intel CorporationInventors: Doron Rajwan, Nadav Shulman, Dorit Shapira, Kosta Luria, Efraim Rotem
-
Patent number: 9317389Abstract: An apparatus and method for tracking stress on a processor and responsively controlling operating conditions. For example, one embodiment of a processor comprises: stress tracking logic to determine stress experienced by one or more portions of the processor based on current operating conditions of the one or more portions of the processor; and stress control logic to control one or more operating characteristics of the processor based on the determined stress and a target stress accumulation rate.Type: GrantFiled: June 28, 2013Date of Patent: April 19, 2016Assignee: INTEL CORPORATIONInventors: Dorit Shapira, Krishnakanth V. Sistla, Efraim Rotem, Nadav Shulman, Shmulik Zobel, Allen Chu
-
Publication number: 20160070321Abstract: In one embodiment, a processor includes multiple cores and a power control unit (PCU) coupled to the cores. The PCU has a stress detector to receive a voltage and a temperature at which the processor is operating and calculate lifetime statistical information including effective reliability stress, maintain the lifetime statistical information over multiple boot cycles of a computing system such as personal computer, server computer, tablet computer, smart phone or any other computing platform, control one or more operating parameters of the processor based on the lifetime statistical information, and communicate at least a portion of the lifetime statistical information to a user and/or a management entity via an interface of the processor. Other embodiments are described and claimed.Type: ApplicationFiled: September 10, 2014Publication date: March 10, 2016Inventors: Dorit Shapira, Efraim Rotem, Doron Rajwan, Nadav Shulman, Esfir Natanzon, Nir Rosenzweig
-
Publication number: 20160048181Abstract: In an embodiment, a processor includes a plurality of cores and a plurality of temperature sensors, where each core is proximate to at least one temperature sensor. The processor also includes a power control unit (PCU) including temperature logic to receive temperature data that includes a corresponding temperature value from each of the temperature sensors. Responsive to an indication that a highest temperature value of the temperature data exceeds a threshold, the temperature logic is to adjust a plurality of domain frequencies according to a determined policy that is based on instruction execution characteristics of at least two of the plurality of cores. Each domain frequency is associated with a corresponding domain that includes at least one of the plurality of cores and each domain frequency is independently adjustable. Other embodiments are described and claimed.Type: ApplicationFiled: August 15, 2014Publication date: February 18, 2016Inventors: Nir Rosenzweig, Doron Rajwan, Dorit Shapira, Nadav Shulman, Tomer Ziv
-
Publication number: 20150377955Abstract: An apparatus and method for a user configurable reliability control loop. For example, one embodiment of a processor comprises: a reliability meter to track accumulated stress on components of the processor based on measured processor operating conditions; and a controller to receive stress rate limit information from a user or manufacturer and to responsively specify a set of N operating limits on the processor in accordance with the accumulated stress and the stress rate limit information; and performance selection logic to output one or more actual operating conditions for the processor based on the N operating limits specified by the controller.Type: ApplicationFiled: June 30, 2014Publication date: December 31, 2015Inventors: Dorit Shapira, Krishnakanth V. Sistla, Efraim Rotem, Eric Distefano, James G. Hermerding, II, Esfir Natanzon
-
Patent number: 9098561Abstract: In one embodiment, a processor includes multiple cores and a power control unit (PCU) coupled to the cores. The PCU has a stress detector to receive a voltage and a temperature at which the processor is operating and can calculate an effective reliability stress, maintain the effective reliability stress over multiple boot cycles of a computing system such as personal computer, server computer, tablet computer, smart phone or any other computing platform, and control one or more operating parameters of the processor based on the effective reliability stress. Other embodiments are described and claimed.Type: GrantFiled: August 30, 2011Date of Patent: August 4, 2015Assignee: Intel CorporationInventors: Dorit Shapira, Efraim Rotem, Douglas R. Moran
-
Publication number: 20150006971Abstract: An apparatus and method for tracking stress on a processor and responsively controlling operating conditions. For example, one embodiment of a processor comprises: stress tracking logic to determine stress experienced by one or more portions of the processor based on current operating conditions of the one or more portions of the processor; and stress control logic to control one or more operating characteristics of the processor based on the determined stress and a target stress accumulation rate.Type: ApplicationFiled: June 28, 2013Publication date: January 1, 2015Inventors: Dorit Shapira, Krishnakanth V. Sistla, Efraim Rotem, Nadav Shulman, Shmulik Zobel, Allen Chu
-
Publication number: 20150006829Abstract: In an embodiment, a processor includes measurement logic to measure a usage associated with the processor. The processor also includes statistical logic to determine, based on a statistical procedure, whether to provide a permission to record an increase in usage responsive to an indication that the usage has increased by a defined amount. The processor also includes control logic to record the defined increase in usage in non-volatile memory responsive to receipt of the permission to record from the statistical logic. Other embodiments are described and claimed.Type: ApplicationFiled: June 28, 2013Publication date: January 1, 2015Inventors: DORON RAJWAN, NADAV SHULMAN, DORIT SHAPIRA, KOSTA LURIA, EFRAIM ROTEM
-
Publication number: 20130054179Abstract: In one embodiment, a processor includes multiple cores and a power control unit (PCU) coupled to the cores. The PCU has a stress detector to receive a voltage and a temperature at which the processor is operating and can calculate an effective reliability stress, maintain the effective reliability stress over multiple boot cycles of a computing system such as personal computer, server computer, tablet computer, smart phone or any other computing platform, and control one or more operating parameters of the processor based on the effective reliability stress. Other embodiments are described and claimed.Type: ApplicationFiled: August 30, 2011Publication date: February 28, 2013Inventors: Dorit Shapira, Efraim Rotem, Douglas R. Moran