Patents by Inventor Dotan David Levi
Dotan David Levi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230185600Abstract: In one embodiment, a system includes a memory, a processing device including a device processor; and a device clock, and a peripheral device including an interface to share data with the processing device, a hardware clock, and processing circuitry to write respective interrupt signaling messages to the memory responsively to respective hardware clock values of the hardware clock, and wherein the device processor is configured, responsively to the respective interrupt signaling messages being written to the memory, to perform a time-dependent action.Type: ApplicationFiled: December 14, 2021Publication date: June 15, 2023Inventors: Wojciech Wasko, Dotan David Levi, Liron Mula, Natan Manevich
-
Patent number: 11641245Abstract: In one embodiment, an event processing system includes a clock configured to provide time values, and event processing circuitry, which is configured to generate a confidence level indicative of a degree of confidence of an accuracy of a timestamp, the timestamp being generated for an event responsively to a time value indicative of when an operation associated with the event occurred.Type: GrantFiled: May 3, 2021Date of Patent: May 2, 2023Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Dotan David Levi, Wojciech Wasko, Natan Manevich, Roee Moyal, Eliel Peretz, Eran Ben Elisha, Ariel Almog, Teferet Geula, Amit Mandelbaum
-
Patent number: 11637557Abstract: In one embodiment, a device includes frequency generation circuitry configured to generate a clock signal, a phase-locked loop (PLL) configured to generate a local clock based on the clock signal, a receiver configured to receive a data stream from a remote clock source and recover a remote clock from the data stream, and a controller configured to find a clock differential between the local clock and the remote clock identified as a master dock, and provide a control signal to the frequency generation circuitry responsively to the clock differential, which causes the frequency generation circuitry to adjust the clock signal so as to iteratively reduce an absolute value of the clock differential between the local clock and the remote clock identified as the master clock so that the local clock generated by the PLL is synchronized with the master clock.Type: GrantFiled: February 14, 2022Date of Patent: April 25, 2023Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Ran Ravid, Aviv Berg, Lavi Koch, Chen Gaist, Dotan David Levi
-
Publication number: 20230107012Abstract: In one embodiment, a system includes a hardware accelerator to receive video data of multiple video frames, divide each of the video frames into respective blocks, compute encoding assist data including at least one video encoding parameter type for each of the respective blocks of each of the video frames, and store respective portions of the encoding assist data across respective database tables, and an interface to provide the respective database tables to video encoding software running on a processor.Type: ApplicationFiled: October 5, 2021Publication date: April 6, 2023Inventors: Ohad Markus, Assaf Weissman, Dotan David Levi, Eyal Frishman
-
Patent number: 11606157Abstract: A network node includes a port and circuitry. The port is configured for communicating over a packet network. The circuitry is configured to receive, via the port, a sequence of packets from a peer network node, the sequence of packets including (i) a time-protocol packet and (ii) a transmit-side (TX) time-stamp indicative of a time at which the time-protocol packet was transmitted from the peer network node, to assess a receive-side (RX) traffic pattern over one or more of the received packets in the sequence that precede reception of the time-protocol packet, and to calculate an accuracy measure for the TX time-stamp, based on the assessed RX traffic pattern.Type: GrantFiled: November 7, 2021Date of Patent: March 14, 2023Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Wojciech Wasko, Dotan David Levi, Guy Lederman
-
Patent number: 11606427Abstract: A synchronized communication system includes a plurality of network communication devices, one of which is designated as a root device and the others designated as slave devices. Each network communication device includes one or more ports and communications circuitry, which processes the communication signals received by the one or more ports so as to recover a respective remote clock from each of the signals. A synchronization circuit is integrated in the root device and provides a root clock signal, which is conveyed by clock links to the slave devices. A host processor selects one of the ports of one of the network communication devices to serve as a master port, finds a clock differential between the root clock signal and the respective remote clock recovered from the master port, and outputs, responsively to the clock differential, a control signal causing the synchronization circuit to adjust the root clock signal.Type: GrantFiled: December 14, 2020Date of Patent: March 14, 2023Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Dotan David Levi, Avraham Ganor, Arnon Sattinger, Natan Manevich, Reuven Kogan, Artiom Tsur, Ariel Almog, Bar Shapira
-
Patent number: 11588609Abstract: A network device includes one or more ports for connecting to a communication network, packet processing circuitry and clock circuitry. The packet processing circuitry is configured to communicate packets over the communication network via the ports. The clock circuitry includes a hardware clock configured to indicate a network time used for synchronizing network devices in the communication network, and a built-in accuracy test circuit configured to check an accuracy of the hardware clock.Type: GrantFiled: January 14, 2021Date of Patent: February 21, 2023Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Liron Mula, Dotan David Levi, Ariel Almog
-
Publication number: 20230012939Abstract: A system including an acceleration device including input circuitry configured, for each of a first plurality of video frames to be encoded, to receive an input including at least one raw video frame and at least one reference frame, and to divide each of the first plurality of video frames to be encoded into a second plurality of blocks, and similarity computation circuitry configured, for each one of the first plurality of video frame to be encoded: for each block of the second plurality of blocks, to produce a score of result blocks based on similarity of each block in each frame to be encoded to every block of the reference frame, an AC energy coefficient, and a displacement vector. Related apparatus and methods are also provided.Type: ApplicationFiled: August 30, 2022Publication date: January 19, 2023Inventors: Dotan David Levi, Assaf Weissman, Kobi Pines, Noam Bloch, Erez Yaacov, Ariel Naftali Cohen
-
Patent number: 11552871Abstract: In one embodiment, a network device, includes a network interface port configured to receive data symbols from a network node over a packet data network, at least some of the symbols being included in data packets, and controller circuitry including physical layer (PHY) circuitry, which includes receive PHY pipeline circuitry configured to process the received data symbols, and a counter configured to maintain a counter value indicative of a number of the data symbols in the receive PHY pipeline circuitry.Type: GrantFiled: June 14, 2020Date of Patent: January 10, 2023Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Ran Sela, Liron Mula, Ran Ravid, Guy Lederman, Dotan David Levi
-
Publication number: 20230006981Abstract: A network interface controller includes processing circuitry configured to pair with a local root of trust of a host device connected to the network interface controller and provide a key to an encryption device of the host device that enables the encryption device to encrypt data of one or more host device applications using the key. The encrypted data are stored in host device memory. The processing circuitry is configured to share the key with a remote endpoint and forward the encrypted data from the host device memory to the remote endpoint.Type: ApplicationFiled: July 7, 2021Publication date: January 5, 2023Inventors: Dimitrios Syrivelis, Dotan David Levi, Paraskevas Bakopoulos, Ioannis (Giannis) Patronas, Elad Mentovich
-
Patent number: 11543852Abstract: In one embodiment, a network interface card device includes communication interfaces to provide data connection with respective local devices configured to run respective clock synchronization clients, at least one network interface to provide data connection between a packet data network and ones of the local devices, and a hardware clock to maintain a time value, and serve the clock synchronization clients.Type: GrantFiled: February 2, 2020Date of Patent: January 3, 2023Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Dotan David Levi, Liron Mula, Ariel Almog, Aviad Raveh, Yuval Itkin
-
Publication number: 20220416925Abstract: A network device includes a port, a transmission pipeline and a time-stamping circuit. The port is configured for connecting to a network. The transmission pipeline includes multiple pipeline stages and is configured to process packets and to send the packets to the network via the port. The time-stamping circuit is configured to temporarily suspend at least some processing of at least a given packet in the transmission pipeline, to verify whether a pipeline stage having a variable processing delay, located downstream from the time-stamping circuit, meets an emptiness condition, and, only when the pipeline stage meets the emptiness condition, to time-stamp the given packet and resume the processing of the given packet.Type: ApplicationFiled: June 28, 2021Publication date: December 29, 2022Inventors: Dotan David Levi, Wojciech Wasko, Natan Manevich, Hillel Chapman, Roi Geuli, Eyal Serbro
-
Publication number: 20220385598Abstract: A method for communication includes mapping transport sequence numbers in headers of data packets received from a network to respective buffers in a memory of a host computer. At least a part of the data from payloads of the received data packets is written directly to the respective buffers.Type: ApplicationFiled: May 26, 2022Publication date: December 1, 2022Inventors: Boris Pismenny, Dotan David Levi, Gal Yefet
-
Patent number: 11500808Abstract: A peripheral device includes a bus interface and circuitry. The bus interface is configured to connect to a peripheral bus for communicating with a host in accordance with a peripheral-bus specification that specifies a physical reset signal asserted by the host. The circuitry is configured to execute predefined logic that evaluates a reset condition that is indicative of imminent assertion of the physical reset signal by the host, and to perform a reset procedure in response to meeting the reset condition.Type: GrantFiled: July 26, 2021Date of Patent: November 15, 2022Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Avraham Ganor, Peter Paneah, Dotan David Levi
-
Publication number: 20220360423Abstract: In one embodiment, a processing apparatus includes processing circuitry to process an event, a timestamping unit to generate a timestamp for the event, at least one register to store at least one parameter describing a hardware state of the processing circuitry, and timestamp correction processing circuitry to compute a time value as a correction to the generated timestamp responsively to the at least one parameter.Type: ApplicationFiled: May 10, 2021Publication date: November 10, 2022Inventors: Dotan David Levi, Wojciech Wasko, Natan Manevich, Teferet Geula, Amit Mandelbaum, Ariel Almog
-
Publication number: 20220357763Abstract: A network adapter includes a network port for communicating with a communication network, a hardware clock, and circuitry. The circuitry is coupled to receive from the communication network, via the network port, one or more time-protocol packets that convey a network time used for synchronizing network devices in the communication network, to align the hardware clock to the network time conveyed in the time-protocol packets, and to make the network time available to one or more time-service consumers running in a host served by the network adapter.Type: ApplicationFiled: May 6, 2021Publication date: November 10, 2022Inventors: Itai Levy, Dotan David Levi, Nir Nitzani, Natan Manevich, Alex Vaynman, Ariel Almog
-
Publication number: 20220352998Abstract: In one embodiment, an event processing system includes a clock configured to provide time values, and event processing circuitry, which is configured to generate a confidence level indicative of a degree of confidence of an accuracy of a timestamp, the timestamp being generated for an event responsively to a time value indicative of when an operation associated with the event occurred.Type: ApplicationFiled: May 3, 2021Publication date: November 3, 2022Inventors: Dotan David Levi, Wojciech Wasko, Natan Manevich, Roee Moyal, Eliel Peretz, Eran Ben Elisha, Ariel Almog, Teferet Geula, Amit Mandelbaum
-
Patent number: 11483127Abstract: Apparatus including a shared device in communication with a plurality of computing machines external to the shared device, the shared device including at least one PTP domain coefficient storage area, the at least one PTP domain coefficient storage area receiving a PTP coefficient from a computing machine having a PTP client, and providing the PTP coefficient to a computing machine not having a PTP client. Related apparatus and methods are also provided.Type: GrantFiled: November 14, 2019Date of Patent: October 25, 2022Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Ariel Almog, Thomas Kernen, Alex Vainman, Nir Nitzani, Dotan David Levi, Ilan Smith, Rafi Wiener
-
Patent number: 11476928Abstract: A network element one or more network ports, network time circuitry and packet processing circuitry. The network ports are configured to communicate with a communication network. The network time circuitry is configured to track a network time defined in the communication network. In some embodiments the packet processing circuitry is configured to receive a definition of one or more timeslots that are synchronized to the network time, and to send outbound packets to the communication network depending on the timeslots. In some embodiments the packet processing circuitry is configured to process inbound packets, which are received from the communication network, depending on the timeslots.Type: GrantFiled: July 7, 2020Date of Patent: October 18, 2022Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Dotan David Levi, Avi Urman, Lior Narkis, Liron Mula, Paraskevas Bakopoulos, Ariel Almog, Roee Moyal, Gal Yefet
-
Publication number: 20220283964Abstract: A computing system includes at least one peripheral bus, a peripheral device connected to the at least one peripheral bus, at least one memory, and first and second system components. The first system component is (i) associated with a first address space in the at least one memory and (ii) connected to the peripheral device via the at least one peripheral bus. The second system component is (i) associated with a second address space in the at least one memory and (ii) connected to the peripheral device via the at least one peripheral bus. The first system component is arranged to cause the peripheral device to access the second address space that is associated with the second system component.Type: ApplicationFiled: March 2, 2021Publication date: September 8, 2022Inventors: Idan Burstein, Dotan David Levi, Ariel Shahar, Lior Narkis, Igor Voks, Noam Bloch, Shay Aisman