Patents by Inventor Douglas Piasecki
Douglas Piasecki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070296478Abstract: An integrated circuit package includes a processing core for operating on a set of instructions to carry out predefined processes. A plurality of comparators perform compare operations within the integrated circuit package. At least one control register is associated with each of the plurality of comparators. The plurality of comparators are programmable to operate in a plurality of operating modes responsive to control bits established in the at least one control register by the processing core.Type: ApplicationFiled: March 30, 2007Publication date: December 27, 2007Applicant: SILICON LABS CP INC.Inventors: DONALD ALFANO, DANNY ALLRED, DOUGLAS PIASECKI, KENNETH FERNALD, KA LEUNG, BRIAN CALOWAY, ALVIN STORVIK, PAUL HIGHLEY, DOUGLAS HOLBERG
-
Publication number: 20070300047Abstract: A reconfigurable processor includes a processor core for operating on a set of instructions to carry out predefined processes and includes a plurality of input/output pins in addition to a plurality of functional input/output blocks. These functional blocks allow the processing core to interface with the plurality of input/output pins, each of the functional input/output blocks having an associated and predetermined functionality. This functionality comprises the output as a function of the input, the function defined by the functionality. Each of the functional input/output blocks has a requirement for a defined number of the plurality of input/output pins wherein the total of the defined number for all of the plurality of functional input/output blocks exceeds the number of the plurality of input/output pins and wherein the processor core is interfaced with one of the input or output of each of the functional blocks.Type: ApplicationFiled: June 30, 2007Publication date: December 27, 2007Applicant: SILICON LABS CP, INC.Inventors: DONALD ALFANO, DANNY ALLRED, DOUGLAS PIASECKI, KENNETH FERNALD, KA LEUNG, BRIAN CALOWAY, ALVIN STORVIK, PAUL HIGHLEY, DOUGLAS HOLBERG
-
Publication number: 20070300046Abstract: An integrated circuit package includes a processing core for operating on a set of instructions to carry out predefined processes. A flash memory stores instructions within the integrated circuit package. A plurality of registers stores data and the program instructions during execution of the program instructions. A JTAG interface provides an interface with the integrated circuit package and enables interactions with the processing core and the plurality of registers. Emulation logic enables manipulating and monitoring program flow through the JTAG interface during execution of the program instructions.Type: ApplicationFiled: March 30, 2007Publication date: December 27, 2007Applicant: SILICON LABS CP INC.Inventors: DONALD ALFANO, DANNY ALLRED, DOUGLAS PIASECKI, KENNETH FERNALD, KA LEUNG, BRIAN CALOWAY, ALVIN STORVIK, PAUL HIGHLEY, DOUGLAS HOLBERG
-
Publication number: 20070233912Abstract: The integrated system on a chip with LINBUS network communication capabilities includes processing circuitry for performing predefined digital processing functionalities on the chip. A free running clock circuit generates a temperature compensated clock that does not require a synch signal from external to the chip. A LINBUS network communications interface digitally communicates with off-chip LINBUS devices. Communication between said on-chip LINBUS communications interface and the off-chip LINBUS devices is affected without clock recovery. The LINBUS network communication interface has a time base derived from the temperature compensated clock which is independent of any timing information in the input data received during a receive operation. The temperature compensated clock further provides an on-chip time reference for both the processing circuitry and the LINBUS network communications interface.Type: ApplicationFiled: December 29, 2006Publication date: October 4, 2007Applicant: SILICON LABORATORIES INC.Inventors: DOUGLAS PIASECKI, DOUGLAS HOLBERG
-
Publication number: 20070216548Abstract: An integrated circuit package includes a processing core and an internal oscillator. The processing core operates on a set of instructions to carry out predefined processes. The internal oscillator provides a system clock for the integrated circuit package. The internal oscillator has associated therewith an internal control register for controlling the operation of the internal oscillator responsive to control bits of the internal oscillator controlled by the processing core.Type: ApplicationFiled: March 30, 2007Publication date: September 20, 2007Applicant: SILICON LABS CP INC.Inventors: DONALD ALFANO, DANNY ALLRED, DOUGLAS PIASECKI, KENNETH FERNALD, KA LEUNG, BRIAN CALOWAY, ALVIN STORVIK, PAUL HIGHLEY, DOUGLAS HOLBERG
-
Patent number: 7271758Abstract: A SAR analog-to-digital Converter (ADC) is disclosed with variable gain having a SAR capacitor array with a plurality of switched capacitors therein with varying weights and a SAR controller for sampling an input voltage thereon in a sampling phase, and redistributing the charge stored thereon in a conversion phase in accordance with a SAR conversion algorithm. A gain adjust register is provided for defining an amount of charge to be added or subtracted from the capacitor array prior to the conversion phase relative to a predetermined amount of charge. A charge control device varies the amount of charge stored in the array prior to the conversion phase in accordance with the contents of the gain adjust register such that the amount of charge redistributed during the conversion phase is adjusted.Type: GrantFiled: June 29, 2005Date of Patent: September 18, 2007Assignee: Silicon Laboratories Inc.Inventors: Douglas Piasecki, Michael Odland
-
Publication number: 20070103357Abstract: A method for converting analog data to digital data is disclosed. The method includes operating an analog-to-digital data converter in a tracking mode to sample an input signal and in a convert mode to convert the sampled input signal after sampling to a digital signal. The analog-to-digital data converter is controlled with a controller to operate in different modes of operation by providing at least one step wherein the tracking mode of operation is controlled to initiate at a predetermined time to begin the sampling operation.Type: ApplicationFiled: December 29, 2006Publication date: May 10, 2007Applicant: SILICON LABS CP, INC.Inventors: DONALD ALFANO, DANNY ALLRED, DOUGLAS PIASECKI, KENNETH FERNALD, KA LEUNG, BRIAN CALOWAY, ALVIN STORVIK, PAUL HIGHLEY, DOUGLAS HOLBERG
-
Patent number: 7199746Abstract: The method is described for selecting capacitors from a capacitor array for each bit of a SAR ADC. The process involves selecting a group of capacitors from the capacitor array and determining a weight of the selected group of capacitors. A determination is made if the weights of the selected group of capacitors are substantially equal to their desired values. If the weights are substantially equal to their desired values, the selected group of capacitors is associated with each bit of the SAR ADC. If the weights are not substantially equal to their desired values, a next group of capacitors from the capacitor array is selected for the bits. This process of selecting a group of capacitors and determining their weights is repeated until determined weight for a group of capacitors equals or is closest to the desired values.Type: GrantFiled: December 19, 2005Date of Patent: April 3, 2007Assignee: Silicon Laboratories Inc.Inventors: Golam R. Chowdhury, Douglas Piasecki
-
Publication number: 20070001890Abstract: A SAR analog-to-digital Converter (ADC) is disclosed with variable gain having a SAR capacitor array with a plurality of switched capacitors therein with varying weights and a SAR controller for sampling an input voltage thereon in a sampling phase, and redistributing the charge stored thereon in a conversion phase in accordance with a SAR conversion algorithm. A gain adjust register is provided for defining an amount of charge to be added or subtracted from the capacitor array prior to the conversion phase relative to a predetermined amount of charge. A charge control device varies the amount of charge stored in the array prior to the conversion phase in accordance with the contents of the gain adjust register such that the amount of charge redistributed during the conversion phase is adjusted.Type: ApplicationFiled: June 29, 2005Publication date: January 4, 2007Inventors: Douglas Piasecki, Michael Odland
-
Publication number: 20060212679Abstract: Field programmable mixed-signal integrated circuit. A reconfigurable processor system includes a processor core is provided that operates on a set of instructions to carry out predefined processes. A plurality of input/output pins are provided for interfacing with external signals. A reconfigurable interface interfaces between the processor core and the input/output pins. The reconfigurable interface is operable to define how each of the plurality of input/output pins interfaces with the processor core and the functionality associated therewith.Type: ApplicationFiled: May 4, 2006Publication date: September 21, 2006Inventors: Donald Alfano, Danny Allred, Douglas Piasecki, Kenneth Fernald, Ka Leung, Brian Caloway, Alvin Storvik, Paul Highley, Douglas Holberg
-
Publication number: 20060145231Abstract: A capacitor structure in an integrated circuit includes a capacitor region defined within the boundaries thereof with an active circuit layer formed on the surface of the semiconductor substrate. A planarization layer is disposed over the active circuit layer and electrically isolated therefrom in at least the capacitor region. A metal capacitor layer is formed over the planarization layer within the capacitor region and having the bottom plates of a plurality of capacitors defined therein. A layer of dielectric is formed on the bottom plates of the plurality of capacitors of a predetermined thickness. A top plate is formed on the dielectric for each of the plurality of capacitors to define each of the plurality of capacitors, such that a portion of each of the bottom plates extends outside of the boundaries of the associated top plate.Type: ApplicationFiled: December 30, 2004Publication date: July 6, 2006Inventor: Douglas Piasecki
-
Patent number: 6956518Abstract: Method and apparatus for subclocking a SAR analog-to-digital converter. A method is disclosed for clocking the operation of a SAR analog-to-digital converter (ADC). A low frequency clock and a high frequency clock are provided. An analog input voltage is then tracked during a tracking phase to sample the value thereof. A conversion cycle referenced to an edge of the low frequency clock is then initiated. The sampled data is then converted in a conversion operation during a data conversion cycle, which conversion operation requires a plurality of conversion clock cycles, the timing of at least a portion of the conversion operation is controlled during the data conversion cycle utilizing the high frequency clock as the conversion clock.Type: GrantFiled: March 31, 2004Date of Patent: October 18, 2005Assignee: Silicon Labs CP, Inc.Inventors: Douglas Piasecki, Ka Y. Leung, Kenneth Fernald
-
Publication number: 20050219093Abstract: Method and apparatus for combining outputs of multiple DACs for increased bit resolution. A method for providing an increased bit resolution to a data converter operable to convert digital information to analog values. A first current Digital-to-Analog (IDAC) converter is controlled to provide current to a first output node, the first IDAC having a first current step size associated with the Least Significant Bit (LSB) thereof. A second IDAC is controlled to provide current to the first output node, the second IDAC having a second current step size associated with the LSB thereof that is smaller than the first current step size. The combination of the first and second IDACs increases the bit resolution of the first IDAC when driving the first output node with the second IDAC.Type: ApplicationFiled: March 31, 2004Publication date: October 6, 2005Inventors: Douglas Piasecki, James Austin, Douglas Holberg, Kenneth Fernald
-
Publication number: 20050219108Abstract: Method and apparatus for subclocking a SAR analog-to-digital converter. A method is disclosed for clocking the operation of a SAR analog-to-digital converter (ADC). A low frequency clock and a high frequency clock are provided. An analog input voltage is then tracked during a tracking phase to sample the value thereof. A conversion cycle referenced to an edge of the low frequency clock is then initiated. The sampled data is then converted in a conversion operation during a data conversion cycle, which conversion operation requires a plurality of conversion clock cycles. The timing of at least a portion of the conversion operation is controlled during the data conversion cycle utilizing the high frequency clock as the conversion clock.Type: ApplicationFiled: March 31, 2004Publication date: October 6, 2005Inventors: Douglas Piasecki, Ka Leung, Kenneth Fernald
-
Publication number: 20050219086Abstract: Mixed signal processor with noise management. A method for noise management in a mixed signal processor integrated circuit having a digital processing section and an analog section The digital processing section is clocked at a first clock rate to process digital data. When a conversion operation is to be carried out by the analog section, the clocking of the digital processing section is inhibited during at least a portion of the data conversion operation by the analog section to prevent noise from clock transitions in the digital processing section from being injected into the analog section during the at least a portion of th data conversion operation.Type: ApplicationFiled: March 31, 2004Publication date: October 6, 2005Inventors: Douglas Piasecki, Ka Leung
-
Patent number: 6950044Abstract: Mixed signal processor with noise management. A method for noise management in a mixed signal processor integrated circuit having a digital processing section and an analog section The digital processing section is clocked at a first clock rate to process digital data. When a conversion operation is to be carried out by the analog section, the clocking of the digital processing section is inhibited during at least a portion of the data conversion operation by the analog section to prevent noise from clock transitions in the digital processing section from being injected into the analog section during the at least a portion of th data conversion operation.Type: GrantFiled: March 31, 2004Date of Patent: September 27, 2005Assignee: Silicon Labs CP, Inc.Inventors: Douglas Piasecki, Ka Y. Leung
-
Patent number: 6950047Abstract: Method and apparatus for combining outputs of multiple DACs for increased bit resolution. A method for providing an increased bit resolution to a data converter operable to convert digital information to analog values. A first current Digital-to-Analog (IDAC) converter is controlled to provide current to a first output node, the first IDAC having a first current step size associated with the Least Significant Bit (LSB) thereof. A second IDAC is controlled to provide current to the first output node, the second IDAC having a second current step size associated with the LSB thereof that is smaller than the first current step size. The combination of the first and second IDACs increases the bit resolution of the first IDAC when driving the first output node with the second IDAC.Type: GrantFiled: March 31, 2004Date of Patent: September 27, 2005Assignee: Silicon Labs CP, Inc.Inventors: Douglas Piasecki, James Dub Austin, Douglas Holberg, Kenneth Fernald
-
Publication number: 20050204224Abstract: A pin interface for an integrated circuit. The pin interface includes logic gates for processing digital signals, and analog lines for carrying analog signals. The pin interface includes circuits for disabling the digital circuits when configured to carry analog signals. A comparator is associated with at least one of the pins for comparing the analog voltage level thereon with a reference voltage.Type: ApplicationFiled: April 26, 2005Publication date: September 15, 2005Inventors: Douglas Piasecki, Alvin Storvik
-
Patent number: 6922164Abstract: SAR analog-to-digital converter with abort function. A method for increasing the throughput of a data converter decision is disclosed. First, a data conversion operation is initiated to convert analog signals on an analog input on a data converter to digital data by sampling the analog signals on the analog signal input and then converting the sampled analog signals to digital data with a predetermined data conversion algorithm in a data conversion operation. The digital output of the data converter is compared to a threshold voltage value. When the output of the data converter is determined by the step of comparing to meet a predetermined relationship relative to the threshold voltage, the data conversion operation is terminated prior to the complete execution of the data conversion operation on the sampled analog signals.Type: GrantFiled: March 31, 2004Date of Patent: July 26, 2005Assignee: Silicon Labs CP. Inc.Inventors: Douglas Piasecki, Douglas Holberg, Ka Y. Leung, Donald E. Alfano