Patents by Inventor Dung Viet Nguyen
Dung Viet Nguyen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240069788Abstract: In some implementations, a controller of a memory device may obtain a first metric associated with a memory of the memory device using a first memory read configuration. The controller may apply a function to the first metric to obtain a second memory read configuration. The controller may obtain a second metric associated with the memory using the second memory read configuration. The controller may filter the first metric and the second metric to obtain a first filtered metric and a second filtered metric. The controller may provide the first filtered metric and the second filtered metric to a memory management process executing on the controller. The controller may perform an action based on an output of the memory management process, wherein the output is based on the first filtered metric and the second filtered metric.Type: ApplicationFiled: August 31, 2022Publication date: February 29, 2024Inventors: Dung Viet NGUYEN, Shantilal Rayshi DORU, Jun WAN, Sampath RATNAM
-
Publication number: 20240071435Abstract: Systems and methods are disclosed including a memory device comprising a memory array and control logic, operatively coupled with the memory array. The control logic can perform operations comprising causing a read operation to be initiated with respect to a set of target cells of the memory array; obtaining, for a respective group of adjacent cells, respective cell state information; performing a set of strobe reads on the set of target cells; and generating, for a target cell of the set of target cells, semi-soft bit data based on the respective cell state information of the respective group of adjacent cells and on data obtained from a first strobe read and a second strobe read of the set of strobe reads performed on the target cell.Type: ApplicationFiled: May 17, 2023Publication date: February 29, 2024Inventors: Phong Sy Nguyen, Patrick R. Khayat, Jeffrey S. McNeil, Dung Viet Nguyen, Kishore Kumar Muchherla, James Fitzpatrick
-
Publication number: 20240071521Abstract: Described are memory devices producing metadata characterizing the applied read voltage level with respect to voltage distributions. An example memory sub-system comprises: a memory device comprising a plurality of memory cells; and a controller coupled to the memory device, the controller to perform operations comprising: performing, using a read voltage level, a read strobe with respect to a subset of the plurality of memory cells; and receiving, from the memory device, one or more metadata values characterizing the read voltage level with respect to threshold voltage distributions of the subset of the plurality of memory cells, wherein the one or more metadata values reflect a conductive state of one or more bitlines connected to the subset of the plurality of memory cells.Type: ApplicationFiled: July 31, 2023Publication date: February 29, 2024Inventors: Dung Viet Nguyen, Patrick R. Khayat, Sivagnanam Parthasarathy, Zhengang Chen, Dheeraj Srinivasan
-
Publication number: 20240036973Abstract: A request to access data programmed to a memory sub-system is received. A determination is made of whether memory cells of the memory sub-system that store the programmed data satisfy one or more cell degradation criteria. In response to a determination that the memory cells satisfy the one or more cell degradation criteria, an error correction operation to access the data is performed in accordance with the request.Type: ApplicationFiled: July 29, 2022Publication date: February 1, 2024Inventors: Vamsi Pavan Rayaprolu, Dung Viet Nguyen, Zixiang Loh, Sampath K. Ratnam, Patrick R. Khayat, Thomas Herbert Lentz
-
Publication number: 20240029801Abstract: Described are systems and methods for memory read calibration based on memory device-originated metrics characterizing voltage distributions. An example memory device includes: a memory array having a plurality of memory cells and a controller coupled to the memory array. The controller is to perform operations including: receiving a first metric characterizing threshold voltage distributions of a subset of the plurality of memory cells; determining a first read voltage adjustment; receiving a second metric characterizing the threshold voltage distributions; determining a second read voltage adjustment; and applying the second read voltage adjustment for reading the subset of the plurality of memory cells.Type: ApplicationFiled: June 20, 2023Publication date: January 25, 2024Inventors: Dung Viet Nguyen, Patrick R. Khayat, Zhengang Chen, Shantilal Rayshi Doru, Hope Abigail Henry
-
Publication number: 20230359388Abstract: Described are systems and methods for memory read calibration based on memory device-originated metadata characterizing voltage distributions. An example memory device comprises: a memory array comprising a plurality of memory cells electrically coupled to a plurality of wordlines; and a controller coupled to the memory array, the controller to perform operations comprising: receiving one or more metadata values characterizing threshold voltage distributions of a subset of the plurality of memory cells connected to one or more bitlines, wherein the one or more metadata values reflect a conductive state of the one or more bitlines; determining a read voltage adjustment value based on the one or more metadata values; and applying the read voltage adjustment value for reading the subset of the plurality of memory cells.Type: ApplicationFiled: May 3, 2022Publication date: November 9, 2023Inventors: Dung Viet Nguyen, Patrick R. Khayat, Zhengang Chen, James Fitzpatrick, Sivagnanam Parthasarathy, Eric N. Lee
-
Publication number: 20230335201Abstract: A method includes causing a read operation to be initiated with respect to a set of target cells. For each target cell, a respective group of adjacent cells is adjacent to the target cell. The method further includes obtaining, for each group of adjacent cells, respective cell state information, assigning, based on the cell state information, each target cell of the set of target cells to a respective state information bin, and determining a set of calibrated read level offsets. Each state information bin is associated with a respective group of target cells of the set of target cells, and each calibrated read level offset of the set of calibrated read level offsets is associated with a respective state information bin of the set of state information bins.Type: ApplicationFiled: April 18, 2023Publication date: October 19, 2023Inventors: Tomoharu Tanaka, James Fitzpatrick, Huai-Yuan Tseng, Kishore Kumar Muchherla, Eric N. Lee, David Scott Ebsen, Dung Viet Nguyen, Akira Goda
-
Patent number: 11675655Abstract: Systems and methods for selecting an optimal error recovery procedure for correcting a read error in a solid-state drive are provided. A machine learning model is trained to forecast which error recovery procedure of a plurality of error recovery procedures is most likely to achieve a predetermined goal given a state of a solid-state drive. The predetermined goal is based on at least one of a read latency and a failure rate of the solid-state drive. A current state of the solid-state drive is determined. An error recovery procedure is selected from among the plurality of error recovery procedures by inputting the current state of the solid-state drive into the trained machine learning model, thereby triggering the trained machine learning model to output the selected error recovery procedure. The selected error recovery procedure is executed to recover data from the solid-state drive.Type: GrantFiled: March 10, 2022Date of Patent: June 13, 2023Assignee: Marvell Asia Pte, Ltd.Inventors: Phong Sy Nguyen, Dung Viet Nguyen, Christophe Therene, Nedeljko Varnica
-
Publication number: 20230012648Abstract: A memory system configured to dynamically adjust the amount of redundant information stored in memory cells of a wordline on an integrated circuit die based on a bit error rate. For example, in response to a determination that a bit error rate of the wordline is above a threshold, the memory system can store first data items as independent first codewords of an error correction code technique into a first portion of the memory cells of the wordline, generate second data items as redundant information from the first codewords, and store the second data items in a second portion of the memory cells of the wordline. If the bit error rate is below the threshold, third data items can be stored as independent second codewords of the same length as the first codewords in the memory cells of the wordline.Type: ApplicationFiled: June 15, 2022Publication date: January 19, 2023Inventors: James Fitzpatrick, Phong Sy Nguyen, Dung Viet Nguyen, Sivagnanam Parthasarathy
-
Patent number: 11366753Abstract: A storage access request to access a solid state drive (SSD) is received. A storage access timer is set with a time duration, where the time duration is based on a desired performance of the SSD. A non-volatile memory command associated with the storage access request is sent to non-volatile memory. The storage access timer is started. A determination is made whether the non-volatile memory completed execution of the non-volatile memory command after the storage access timer indicates that the time duration elapsed. An indication that the storage access request is complete is sent to a host if the non-volatile memory completed execution of the non-volatile memory command. Alternatively, the storage access timer is reset with the time duration if the non-volatile memory has not completed execution of the non-volatile memory command.Type: GrantFiled: July 29, 2019Date of Patent: June 21, 2022Assignee: Marvell Asia Pte LtdInventors: Ka-Ming Keung, Dung Viet Nguyen
-
Patent number: 11275646Abstract: Systems and methods for selecting an optimal error recovery procedure for correcting a read error in a solid-state drive are provided. A machine learning model is trained to forecast which error recovery procedure of a plurality of error recovery procedures is most likely to achieve a predetermined goal given a state of a solid-state drive. The predetermined goal is based on at least one of a read latency and a failure rate of the solid-state drive. A current state of the solid-state drive is determined. An error recovery procedure is selected from among the plurality of error recovery procedures by inputting the current state of the solid-state drive into the trained machine learning model, thereby triggering the trained machine learning model to output the selected error recovery procedure. The selected error recovery procedure is executed to recover data from the solid-state drive.Type: GrantFiled: March 11, 2020Date of Patent: March 15, 2022Assignee: Marvell Asia Pte, Ltd.Inventors: Phong Sy Nguyen, Dung Viet Nguyen, Christophe Therene, Nedeljko Varnica
-
Patent number: 10790857Abstract: Systems and methods are provided for decoding a codeword having a first codeword length using a decoding system. The systems and methods include receiving a vector corresponding to the codeword at the decoding system, wherein the decoding system comprises a first decoder and a second decoder, the first decoder is available to concurrently process codewords up to the first codeword length, and the second decoder is available to concurrently process codewords up to a second codeword length. The systems and methods further include determining that the received vector is to be decoded using the second decoder, partitioning the received vector of the first codeword length into a plurality of segments having a size no larger than the second codeword length, and decoding the plurality of segments using the second decoder.Type: GrantFiled: January 5, 2017Date of Patent: September 29, 2020Assignee: Marvell Asia Pte, Ltd.Inventors: Dung Viet Nguyen, Shashi Kiran Chilappagari, Nedeljko Varnica
-
Publication number: 20200042443Abstract: A storage access request to access a solid state drive (SSD) is received. A storage access timer is set with a time duration, where the time duration is based on a desired performance of the SSD. A non-volatile memory command associated with the storage access request is sent to non-volatile memory. The storage access timer is started. A determination is made whether the non-volatile memory completed execution of the non-volatile memory command after the storage access timer indicates that the time duration elapsed. An indication that the storage access request is complete is sent to a host if the non-volatile memory completed execution of the non-volatile memory command. Alternatively, the storage access timer is reset with the time duration if the non-volatile memory has not completed execution of the non-volatile memory command.Type: ApplicationFiled: July 29, 2019Publication date: February 6, 2020Applicant: Marvell World Trade Ltd.Inventors: Ka-Ming Keung, Dung Viet Nguyen
-
Patent number: 10411735Abstract: System and methods described herein includes a method for iterative decoding. The method includes instantiating an iterative decoding procedure to decode a codeword. At each iteration of the iterative decoding procedure, the method further includes retrieving information relating to a plurality of current decoding variables at a current iteration, determining a first current decoding variable to be skipped for the current iteration based on the information, and processing a second decoding variable without processing the first decoding variable to update related decoding variables from the plurality of current decoding variables.Type: GrantFiled: September 1, 2017Date of Patent: September 10, 2019Assignee: Marvell International Ltd.Inventors: Shashi Kiran Chilappagari, Dung Viet Nguyen, Phong Sy Nguyen
-
Patent number: 10084480Abstract: Systems and methods are provided for decoding a codeword of a low density parity check (LDPC) code. The systems and methods may include receiving a vector corresponding to the codeword encoded with a parity check matrix, and processing a first portion of the received vector with a first portion of the parity check matrix to obtain a decoding estimate of a first portion of the codeword. The systems and methods may further include processing the decoding estimate of the first portion of the codeword with a second portion of the parity check matrix to obtain an intermediate vector, and processing a second portion of the received vector with a third portion of the parity check matrix and the intermediate vector to obtain a decoding estimate of a second portion of the codeword.Type: GrantFiled: December 21, 2016Date of Patent: September 25, 2018Assignee: Marvell International Ltd.Inventors: Dung Viet Nguyen, Nedeljko Varnica, Shashi Kiran Chilappagari
-
Patent number: 9755665Abstract: System and methods described herein includes a method for iterative decoding. The method includes instantiating an iterative decoding procedure to decode a codeword. At each iteration of the iterative decoding procedure, the method further includes retrieving information relating to a plurality of current decoding variables at a current iteration, determining a first current decoding variable to be skipped for the current iteration based on the information, and processing a second decoding variable without processing the first decoding variable to update related decoding variables from the plurality of current decoding variables.Type: GrantFiled: September 16, 2015Date of Patent: September 5, 2017Assignee: Marvell International Ltd.Inventors: Shashi Kiran Chilappagari, Dung Viet Nguyen, Phong Sy Nguyen
-
Patent number: 9614548Abstract: Systems and methods are provided for iterative data decoding. Decoding circuitry receives a first message from a variable node at a check node. Decoding circuitry generates a second message based at least in part on the first message. Decoding circuitry transmits the second message to the variable node. Decoding circuitry updates a hard decision value of the variable node based at least in part on the first message and the second message.Type: GrantFiled: July 8, 2014Date of Patent: April 4, 2017Assignee: MARVELL INTERNATIONAL LTD.Inventors: Dung Viet Nguyen, Shashi Kiran Chilappagari
-
Patent number: 9577675Abstract: A system including a first module, a second module and a third module. The first module is configured to generate a first parity check matrix. The second module is configured to append an appended matrix to the first parity check matrix to generate a resultant parity check matrix. The appended matrix includes additional elements. The third module is configured to receive user data and encode the user data based on the resultant parity check matrix.Type: GrantFiled: October 22, 2014Date of Patent: February 21, 2017Assignee: MARVELL INTERNATIONAL LTD.Inventors: Nedeljko Varnica, Dung Viet Nguyen, Shashi Kiran Chilappagari
-
Patent number: 9564931Abstract: Systems and methods are provided for decoding a codeword having a first codeword length using a decoding system. The systems and methods include receiving a vector corresponding to the codeword at the decoding system, wherein the decoding system comprises a first decoder and a second decoder, the first decoder is available to concurrently process codewords up to the first codeword length, and the second decoder is available to concurrently process codewords up to a second codeword length. The systems and methods further include determining that the received vector is to be decoded using the second decoder, partitioning the received vector of the first codeword length into a plurality of segments having a size no larger than the second codeword length, and decoding the plurality of segments using the second decoder.Type: GrantFiled: January 7, 2015Date of Patent: February 7, 2017Assignee: MARVELL INTERNATIONAL LTD.Inventors: Dung Viet Nguyen, Shashi Kiran Chilappagari, Nedeljko Varnica
-
Patent number: 9548764Abstract: A decoder including a compression module configured to select one or more nodes from a plurality of nodes associated with data being decoded by the decoder, where each node includes one or more bits, and to compress the one or more bits associated with the selected nodes. A memory is configured to store the compressed one or more bits associated with the selected nodes.Type: GrantFiled: November 10, 2014Date of Patent: January 17, 2017Assignee: Marvell International LTD.Inventors: Shashi Kiran Chilappagari, Dung Viet Nguyen