Patents by Inventor Edoardo Botti
Edoardo Botti has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240088844Abstract: Signal processing is applied to a digital audio input signal to provide an analog audio output signal using a switching converter circuit driven by a pulse-width-modulated (PWM) signal. The analog audio output signal is sensed to provide an analog feedback signal. The signal processing that is applied includes: converting the digital audio input signal to producing an analog replica; producing an analog error signal indicative of a difference between the analog replica of the digital input signal and the analog feedback signal; converting the analog error signal to produce a digital error signal; digitally filtering the digital error signal to produce a filtered digital error signal; and generating the PWM signal from the filtered digital error signal.Type: ApplicationFiled: September 8, 2023Publication date: March 14, 2024Applicant: STMicroelectronics S.r.l.Inventors: Edoardo BOTTI, Francesco STILGENBAUER, Piero MALCOVATI, Edoardo BONIZZONI, Matteo DE FERRARI
-
Publication number: 20240014729Abstract: A half bridge switching power stage includes high/low side switches driven in response to a cycle-by-cycle protected driving signal derived from a PWM signal. Signals indicative of detected over-currents at said high/low side switches are processed to output the cycle-by-cycle protected driving signal, when the signal indicative of the detected over-current indicates, during a time interval within which the high/low side switch is turned on, that current flowing in the turned on high/low side switch crosses a given threshold, as an inverted PWM signal by turning off the turned on high/low side switch, and otherwise outputting said cycle-by-cycle protected driving signal as a not inverted PWM signal. An anomaly detection circuit receives the signals indicative of the over-current and switches off both the high/low side switches when an anomaly is detected in a pattern of over-current events in the signals indicative of the over-current.Type: ApplicationFiled: June 27, 2023Publication date: January 11, 2024Applicant: STMicroelectronics S.r.l.Inventors: Edoardo BOTTI, Giovanni GONANO, Marco RAIMONDI
-
Publication number: 20230412129Abstract: A switching circuit includes first and second half bridges supplying an electrical load via filter networks. During alternate switching sequences a first transistor pair (high-side in one half bridge and low-side in the other half bridge) is switched to a non-conductive state, and a second transistor pair (high-side in the other half bridge and low-side in the one half bridge) is switched to a conductive state. A current flow line is provided by an inductance, a first switch and a second switch between outputs of the half bridges. In a medium-high power mode, the first and second switches are in the conductive state between switching the first pair of transistors to the non-conductive state and the second pair of transistors to the conductive state. In a low or quiescent power mode, switching the first and second switches to the conductive state is refrained due to application of a longer delay.Type: ApplicationFiled: June 6, 2023Publication date: December 21, 2023Applicant: STMicroelectronics S.r.l.Inventors: Edoardo BOTTI, Francesco STILGENBAUER, Marco RAIMONDI, Elena CUSSOTTO
-
Publication number: 20230268830Abstract: An audio electronic system includes a DC switching converter comprising first and second Zeta converters, each comprising an input stage, an output stage, a first switching stage, and a second switching stage. The input stage of each Zeta converter comprises a respective input inductor having a first terminal electrically coupled to the respective first switching stage. The input inductors of the input stages of the first and second Zeta converters are magnetically coupled in such a way that when current enters the terminal of the input inductor of the first Zeta converter that is coupled to the first switch stage of the first Zeta converter, a voltage induced by the coupled current is positive at the terminal of the input inductor of the second Zeta converter that is coupled to the first switching stage of the second Zeta converter.Type: ApplicationFiled: May 2, 2023Publication date: August 24, 2023Inventor: Edoardo Botti
-
Patent number: 11671009Abstract: An embodiment DC switching converter comprises first and second Zeta converters, each comprising an input stage, an output stage, a first switching stage, and a second switching stage. The input stage of each Zeta converter comprises a respective input inductor having a first terminal electrically coupled to the respective first switching stage. The input inductors of the input stages of the first and second Zeta converters are magnetically coupled in such a way that when current enters the terminal of the input inductor of the first Zeta converter that is coupled to the first switch stage of the first Zeta converter, a voltage induced by the coupled current is positive at the terminal of the input inductor of the second Zeta converter that is coupled to the first switching stage of the second Zeta converter.Type: GrantFiled: May 6, 2021Date of Patent: June 6, 2023Assignee: STMicroelectronics S.r.l.Inventor: Edoardo Botti
-
Patent number: 11595039Abstract: A circuit includes a high-side switch and a low-side switch. A first inverter includes first and second discharge current paths activatable to sink first and second discharge currents, respectively, from the control terminal of the high-side switch. A second inverter includes first and second charge current paths activatable to source first and second charge currents to the control terminal of the low-side switch. A high-side sensing current path includes an intermediate high-side control node, and a low-side sensing current path includes an intermediate low-side control node. The second discharge current path is selectively enablable in response to a high-side detection signal at the intermediate high-side control node having a high logic value, and the second charge current path is selectively enablable in response to a low-side detection signal at the intermediate low-side control node having a low logic value.Type: GrantFiled: April 5, 2022Date of Patent: February 28, 2023Assignee: STMicroelectronics S.r.l.Inventors: Noemi Gallo, Edoardo Botti
-
Patent number: 11489444Abstract: An embodiment switching converter comprises an input stage; an output stage for providing an output voltage; a capacitive coupling stage for coupling the input stage to the output stage; a first switching stage configured to switch between a first state where an input voltage is provided to the input stage, and a second state where the input voltage is not provided to the input stage; a second switching stage configured to switch between a first state in which a reference voltage is provided to the output stage, and a second state in which the reference voltage is not provided to the output stage; and a voltage regulation stage configured to set, after the second switching stage switches from the first state to the second state and before the first switching stage switches from the second state to the first state, a target voltage across the input stage.Type: GrantFiled: March 16, 2021Date of Patent: November 1, 2022Assignee: STMicroelectronics S.r.l.Inventor: Edoardo Botti
-
Publication number: 20220337236Abstract: A circuit includes a high-side switch and a low-side switch. A first inverter includes first and second discharge current paths activatable to sink first and second discharge currents, respectively, from the control terminal of the high-side switch. A second inverter includes first and second charge current paths activatable to source first and second charge currents to the control terminal of the low-side switch. A high-side sensing current path includes an intermediate high-side control node, and a low-side sensing current path includes an intermediate low-side control node. The second discharge current path is selectively enablable in response to a high-side detection signal at the intermediate high-side control node having a high logic value, and the second charge current path is selectively enablable in response to a low-side detection signal at the intermediate low-side control node having a low logic value.Type: ApplicationFiled: April 5, 2022Publication date: October 20, 2022Inventors: Noemi Gallo, Edoardo Botti
-
Patent number: 11463052Abstract: In an embodiment, a method for shaping a PWM signal includes: receiving an input PWM signal; generating an output PWM signal based on the input PWM signal by: when the input PWM signal transitions with a first edge of the input PWM signal, transitioning the output PWM signal with a first edge of the output PWM signal; and when the input PWM signal transitions with a second edge before the first edge of the output PWM signal transitions, delaying a second edge of the output PWM signal based on the first edge of the output PWM signal.Type: GrantFiled: November 30, 2020Date of Patent: October 4, 2022Assignees: STMicroelectronics S.r.l., STMicroelectronics (Shenzhen) R&D Co. Ltd.Inventors: Hong Wu Lin, Giovanni Gonano, Edoardo Botti
-
Publication number: 20220173706Abstract: In an embodiment, a method for shaping a PWM signal includes: receiving an input PWM signal; generating an output PWM signal based on the input PWM signal by: when the input PWM signal transitions with a first edge of the input PWM signal, transitioning the output PWM signal with a first edge of the output PWM signal; and when the input PWM signal transitions with a second edge before the first edge of the output PWM signal transitions, delaying a second edge of the output PWM signal based on the first edge of the output PWM signal.Type: ApplicationFiled: November 30, 2020Publication date: June 2, 2022Inventors: Hong Wu Lin, Giovanni Gonano, Edoardo Botti
-
Patent number: 11251754Abstract: A clipping detector circuit includes a timer circuit and a counter circuit. The timer circuit is configured to monitor a time period elapsing since a last occurrence of an edge in a PWM signal, assert a first signal when the time period elapses, and de-assert the first signal and reset the time period as a result of an edge occurring in the PWM signal. The counter circuit is configured to determine a number of pulses in the PWM signal since the last de-assertion of the first signal, and assert a second signal when the number of pulses in the PWM signal since the last de-assertion of the first signal reaches m pulses. The clipping detector circuit is configured to generate a clipping detection signal indicative of whether the pulse-width modulated signal is clipped or not as a function of the first signal and the second signal.Type: GrantFiled: February 19, 2020Date of Patent: February 15, 2022Assignee: STMicroelectronics S.r.l.Inventors: Noemi Gallo, Edoardo Botti
-
Patent number: 11245369Abstract: An integrated circuit includes a die that includes a circuit configured to generate a PWM signal in response to a first clock signal, and a first set of pads configured to provide amplified PWM signals to external filters. An amplifier stage is configured to provide the amplified PWM signals. The die includes two pads configured to be coupled to an external inductor, and a second set of pads configured to provide regulated voltages. An electronic converter circuit is configured to generate the regulated voltages to supply the amplifier stage. The electronic converter circuit includes a control circuit configured to drive electronic switches in response to a second clock signal to regulate the regulated voltages to a respective target value. The die includes a control block to synchronize the switching activity of the electronic switches with the switching activity of the amplifier stage.Type: GrantFiled: July 22, 2020Date of Patent: February 8, 2022Assignee: STMicroelectronics S.r.l.Inventors: Edoardo Botti, Tommaso Barbieri, Davide Luigi Brambilla, Cristiano Meroni
-
Publication number: 20210408903Abstract: An embodiment DC switching converter comprises first and second Zeta converters, each comprising an input stage, an output stage, a first switching stage, and a second switching stage. The input stage of each Zeta converter comprises a respective input inductor having a first terminal electrically coupled to the respective first switching stage. The input inductors of the input stages of the first and second Zeta converters are magnetically coupled in such a way that when current enters the terminal of the input inductor of the first Zeta converter that is coupled to the first switch stage of the first Zeta converter, a voltage induced by the coupled current is positive at the terminal of the input inductor of the second Zeta converter that is coupled to the first switching stage of the second Zeta converter.Type: ApplicationFiled: May 6, 2021Publication date: December 30, 2021Inventor: Edoardo Botti
-
Publication number: 20210296988Abstract: An embodiment switching converter comprises an input stage; an output stage for providing an output voltage; a capacitive coupling stage for coupling the input stage to the output stage; a first switching stage configured to switch between a first state where an input voltage is provided to the input stage, and a second state where the input voltage is not provided to the input stage; a second switching stage configured to switch between a first state in which a reference voltage is provided to the output stage, and a second state in which the reference voltage is not provided to the output stage; and a voltage regulation stage configured to set, after the second switching stage switches from the first state to the second state and before the first switching stage switches from the second state to the first state, a target voltage across the input stage.Type: ApplicationFiled: March 16, 2021Publication date: September 23, 2021Inventor: Edoardo Botti
-
Patent number: 10935592Abstract: A circuit includes a field effect transistor having a gate driven via a drive signal. The field effect transistor has a drain-source voltage drop indicative of the intensity of a current flowing in the current path through the field effect transistor. The circuit also includes a pair of sensing transistors that include a first sensing field effect transistor arranged with its drain and gate coupled with the drain and the gate of the field effect transistor, respectively, and a second sensing field effect transistor having a gate configured for receiving a replica of the drive signal. The second sensing field effect transistor is arranged with its current path in series with the current path of the first sensing field effect transistor. A sensing signal at a sensing node is indicative of the current intensity flowing in the current path of the field effect transistor.Type: GrantFiled: August 7, 2018Date of Patent: March 2, 2021Assignees: STMICROELECTRONICS S.R.L., STMICROELECTRONICS (SHENZHEN) R&D CO, LTD.Inventors: Edoardo Botti, Davide Luigi Brambilla, Hong Wu Lin
-
Publication number: 20200350877Abstract: An integrated circuit includes a die that includes a circuit configured to generate a PWM signal in response to a first clock signal, and a first set of pads configured to provide amplified PWM signals to external filters. An amplifier stage is configured to provide the amplified PWM signals. The die includes two pads configured to be coupled to an external inductor, and a second set of pads configured to provide regulated voltages. An electronic converter circuit is configured to generate the regulated voltages to supply the amplifier stage. The electronic converter circuit includes a control circuit configured to drive electronic switches in response to a second clock signal to regulate the regulated voltages to a respective target value. The die includes a control block to synchronize the switching activity of the electronic switches with the switching activity of the amplifier stage.Type: ApplicationFiled: July 22, 2020Publication date: November 5, 2020Inventors: Edoardo Botti, Tommaso Barbieri, Davide Luigi Brambilla, Cristiano Meroni
-
Patent number: 10804796Abstract: A converter includes a first switch coupled between a first input terminal and a first terminal of an inductor, and a second switch coupled between a second terminal of the inductor and a second input terminal. A third switch is coupled between the second terminal of the inductor and a first output terminal, and a fourth switch is coupled between the first terminal of the inductor and a second output terminal. A capacitor is coupled between the first and second output terminals. A control circuit monitors a regulated voltage between the first and second output terminals. During a charge phase, the first and second switches are closed to charge the inductor. During a discharge phase, the third and fourth switches are closed to charge the capacitor and increase the regulated voltage.Type: GrantFiled: February 6, 2019Date of Patent: October 13, 2020Assignee: STMICROELECTRONICS S.R.L.Inventors: Edoardo Botti, Arunkumar Salimath, Edoardo Bonizzoni, Franco Maloberti, Paolo Cacciagrano, Davide Luigi Brambilla
-
Publication number: 20200280287Abstract: A clipping detector circuit includes a timer circuit and a counter circuit. The timer circuit is configured to monitor a time period elapsing since a last occurrence of an edge in a PWM signal, assert a first signal when the time period elapses, and de-assert the first signal and reset the time period as a result of an edge occurring in the PWM signal. The counter circuit is configured to determine a number of pulses in the PWM signal since the last de-assertion of the first signal, and assert a second signal when the number of pulses in the PWM signal since the last de-assertion of the first signal reaches m pulses. The clipping detector circuit is configured to generate a clipping detection signal indicative of whether the pulse-width modulated signal is clipped or not as a function of the first signal and the second signal.Type: ApplicationFiled: February 19, 2020Publication date: September 3, 2020Inventors: Noemi Gallo, Edoardo Botti
-
Patent number: 10763803Abstract: An integrated circuit includes a die that includes a circuit configured to generate a PWM signal in response to a first clock signal, and a first set of pads configured to provide amplified PWM signals to external filters. An amplifier stage is configured to provide the amplified PWM signals. The die includes two pads configured to be coupled to an external inductor, and a second set of pads configured to provide regulated voltages. An electronic converter circuit is configured to generate the regulated voltages to supply the amplifier stage. The electronic converter circuit includes a control circuit configured to drive electronic switches in response to a second clock signal to regulate the regulated voltages to a respective target value. The die includes a control block to synchronize the switching activity of the electronic switches with the switching activity of the amplifier stage.Type: GrantFiled: February 6, 2019Date of Patent: September 1, 2020Assignee: STMICROELECTRONICS S.R.L.Inventors: Edoardo Botti, Tommaso Barbieri, Davide Luigi Brambilla, Cristiano Meroni
-
Patent number: 10749474Abstract: A switching circuit includes a switching circuit stage configured to supply a load via filter networks. Control circuitry is provided to control alternate switching sequences of transistors in the half-bridges of the switching circuit stage. A current flow line is provided between the output nodes of the half-bridges including an inductance between two switches. First and second capacitances are coupled with the output nodes of the half-bridges. The control circuitry switches first and second switches to the conductive state at intervals in the alternate switching sequences of the transistors in the half-bridges between switching the first pair of transistors to a non-conductive state and switching the second pair of transistors to a conductive state.Type: GrantFiled: January 29, 2019Date of Patent: August 18, 2020Assignee: STMICROELECTRONICS S.R.L.Inventors: Edoardo Botti, Giovanni Gonano