Patents by Inventor Eliyahou Harari
Eliyahou Harari has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9076518Abstract: A three-dimensional non-volatile memory system is disclosed including a memory array utilizing shared pillar structures for memory cell formation. A shared pillar structure includes two non-volatile storage elements. A first end surface of each pillar contacts one array line from a first set of array lines and a second end surface of each pillar contacts two array lines from a second set of array lines that is vertically separated from the first set of array lines. Each pillar includes a first subset of layers that are divided into portions for the individual storage elements in the pillar. Each pillar includes a second subset of layers that is shared between both non-volatile storage elements formed in the pillar. The individual storage elements each include a steering element and a state change element.Type: GrantFiled: February 3, 2012Date of Patent: July 7, 2015Assignee: SanDisk 3D LLCInventors: Roy E. Scheuerlein, Eliyahou Harari
-
Publication number: 20140250348Abstract: The embodiments described herein provide a controller and method for interfacing between a host controller in a host and a flash memory device. In one embodiment, a controller comprises a first NAND interface, a second NAND interface, and one or more of the following modules: a data scrambling module, a column replacement module, and a module that manages at least one of had blocks and spare blocks. Other embodiments are disclosed, and each of the embodiments can be used alone or together in combination.Type: ApplicationFiled: May 15, 2014Publication date: September 4, 2014Applicant: SanDisk Technologies Inc.Inventors: Eliyahou Harari, Richard R. Heye, Robert D. Selinger
-
Patent number: 8752765Abstract: A mother/daughter card non-volatile memory system includes a daughter card containing the memory and a mother card containing the memory controller and host interface circuits. The daughter memory card contains as little more than the memory cell array as is practical, in order to minimize its cost, and has an interface for connecting with a variety of mother controller cards having physical attributes and host interfaces according to a number of different published or proprietary memory card standards. Different types of memory cards may be used when the operating parameters of the memory are stored within it in a protected location, the mother card controller then reading these parameters and adapting its operation accordingly. A radio frequency antenna may be included on a surface of the card along with its electrical contacts, in order to provide a radio frequency identification function.Type: GrantFiled: October 10, 2012Date of Patent: June 17, 2014Assignee: SanDisk Technologies Inc.Inventors: Eliyahou Harari, Bo E. Ericsson, Robert F. Wallace
-
Patent number: 8539183Abstract: A memory card of one published standard, such as the Multi-Media Card (MMC) or Secure Digital Card (SD), is modified to include the function of a Subscriber Identity Module (SIM) according to another published standard. The controller of the memory card communicates between electrical contacts on the outside of the card and both the memory and the SIM. In one specific form, the memory card has the physical configuration of the current Plug-in SIM card with a few external contacts added to accommodate the memory controller and data memory. In another specific form, the memory card has the physical configuration of the current SD card, including external contacts.Type: GrantFiled: August 15, 2011Date of Patent: September 17, 2013Assignee: SanDisk Technologies Inc.Inventors: Eliyahou Harari, Yoram Cedar, Wesley G. Brewer, Yosi Pinto, Reuven Elhamias, Micky Holtzman
-
Publication number: 20130111113Abstract: A NAND controller for interfacing between a host device and a flash memory device (e.g., a NAND flash memory device) fabricated on a flash die is disclosed. In some embodiments, the presently disclosed NAND controller includes electronic circuitry fabricated on a controller die, the controller die being distinct from the flash die, a first interface (e.g. a host-type interface, for example, a NAND interface) for interfacing between the electronic circuitry and the flash memory device, and a second interface (e.g. a flash-type interface) for interfacing between the controller and the host device, wherein the second interface is a NAND interface. According to some embodiments, the first interface is an inter-die interface. According to some embodiments, the first interface is a NAND interface. Systems including the presently disclosed NAND controller are also disclosed. Methods for assembling the aforementioned systems, and for reading and writing data using NAND controllers are also disclosed.Type: ApplicationFiled: August 28, 2012Publication date: May 2, 2013Inventors: Eliyahou Harari, Richard R. Heye, Robert D. Selinger, Menahem Lasser
-
Patent number: 8334180Abstract: A flash NAND type EEPROM system with individual ones of an array of charge storage elements, such as floating gates, being capacitively coupled with at least two control gate lines. The control gate lines are preferably positioned between floating gates to be coupled with sidewalls of floating gates. The memory cell coupling ratio is desirably increased, as a result. Both control gate lines on opposite sides of a selected row of floating gates are usually raised to the same voltage while the second control gate lines coupled to unselected rows of floating gates immediately adjacent and on opposite sides of the selected row are kept low. The control gate lines can also be capacitively coupled with the substrate in order to selectively raise its voltage in the region of selected floating gates. The length of the floating gates and the thicknesses of the control gate lines can be made less than the minimum resolution element of the process by forming an etch mask of spacers.Type: GrantFiled: August 5, 2011Date of Patent: December 18, 2012Assignee: SanDisk Technologies IncInventor: Eliyahou Harari
-
Patent number: 8291295Abstract: A NAND controller for interfacing between a host device and a flash memory device (e.g., a NAND flash memory device) fabricated on a flash die is disclosed. In some embodiments, the presently disclosed NAND controller includes electronic circuitry fabricated on a controller die, the controller die being distinct from the flash die, a first interface (e.g. a host-type interface, for example, a NAND interface) for interfacing between the electronic circuitry and the flash memory device, and a second interface (e.g. a flash-type interface) for interfacing between the controller and the host device, wherein the second interface is a NAND interface. According to some embodiments, the first interface is an inter-die interface. According to some embodiments, the first interface is a NAND interface. Systems including the presently disclosed NAND controller are also disclosed. Methods for assembling the aforementioned systems, and for reading and writing data using NAND controllers are also disclosed.Type: GrantFiled: August 11, 2009Date of Patent: October 16, 2012Assignee: SanDisk IL Ltd.Inventors: Eliyahou Harari, Richard R. Heye, Robert D. Selinger, Menahem Lasser
-
Patent number: 8265166Abstract: A portable media device 100 including two onboard hardware media decoders (124, 128) operative to decode a given digital content item 148 is provided. In some embodiments, one of the onboard hardware media decoders 128 has a relatively high power consumption and produces a relatively ‘high quality’ media signal, and the other of the onboard hardware media decoder 124 has a relatively low power consumption and produces a relatively ‘low quality’ media signal.Type: GrantFiled: May 14, 2008Date of Patent: September 11, 2012Assignee: SanDisk IL Ltd.Inventors: Moshe Raines, Eliyahou Harari, Ran Carmeli
-
Patent number: 8213519Abstract: Methods of operating a portable media device 100 including two onboard hardware media decoders (124, 128) operative to decode a given digital content item 148 are disclosed. In some embodiments, one of the onboard hardware media decoders 128 has a relatively high power consumption and produces a relatively ‘high quality’ media signal, and the other of the onboard hardware media decoder 124 has a relatively low power consumption and produces a relatively ‘low quality’ media signal.Type: GrantFiled: May 14, 2008Date of Patent: July 3, 2012Assignee: SanDisk IL, Ltd.Inventors: Moshe Raines, Eliyahou Harari, Ran Carmeli
-
Publication number: 20120135580Abstract: A three-dimensional non-volatile memory system is disclosed including a memory array utilizing shared pillar structures for memory cell formation. A shared pillar structure includes two non-volatile storage elements. A first end surface of each pillar contacts one array line from a first set of array lines and a second end surface of each pillar contacts two array lines from a second set of array lines that is vertically separated from the first set of array lines. Each pillar includes a first subset of layers that are divided into portions for the individual storage elements in the pillar. Each pillar includes a second subset of layers that is shared between both non-volatile storage elements formed in the pillar. The individual storage elements each include a steering element and a state change element.Type: ApplicationFiled: February 3, 2012Publication date: May 31, 2012Inventors: Roy E. Scheuerlein, Eliyahou Harari
-
Publication number: 20120061459Abstract: A memory card of one published standard, such as the Multi-Media Card (MMC) or Secure Digital Card (SD), is modified to include the function of a Subscriber Identity Module (SIM) according to another published standard. The controller of the memory card communicates between electrical contacts on the outside of the card and both the memory and the SIM. In one specific form, the memory card has the physical configuration of the current Plug-in SIM card with a few external contacts added to accommodate the memory controller and data memory. In another specific form, the memory card has the physical configuration of the current SD card, including external contacts.Type: ApplicationFiled: August 15, 2011Publication date: March 15, 2012Inventors: Eliyahou Harari, Yoram Cedar, Wesley G. Brewer, Yosi Pinto, Reuven Elhamias, Micky Holtzman
-
Patent number: 8120068Abstract: A three-dimensional non-volatile memory system is disclosed including a memory array utilizing shared pillar structures for memory cell formation. A shared pillar structure includes two non-volatile storage elements. A first end surface of each pillar contacts one array line from a first set of array lines and a second end surface of each pillar contacts two array lines from a second set of array lines that is vertically separated from the first set of array lines. Each pillar includes a first subset of layers that are divided into portions for the individual storage elements in the pillar. Each pillar includes a second subset of layers that is shared between both non-volatile storage elements formed in the pillar. The individual storage elements each include a steering element and a state change element.Type: GrantFiled: December 24, 2008Date of Patent: February 21, 2012Assignee: SanDisk 3D LLCInventors: Roy E Scheuerlein, Eliyahou Harari
-
Publication number: 20110287619Abstract: A flash NAND type EEPROM system with individual ones of an array of charge storage elements, such as floating gates, being capacitively coupled with at least two control gate lines. The control gate lines are preferably positioned between floating gates to be coupled with sidewalls of floating gates. The memory cell coupling ratio is desirably increased, as a result. Both control gate lines on opposite sides of a selected row of floating gates are usually raised to the same voltage while the second control gate lines coupled to unselected rows of floating gates immediately adjacent and on opposite sides of the selected row are kept low. The control gate lines can also be capacitively coupled with the substrate in order to selectively raise its voltage in the region of selected floating gates. The length of the floating gates and the thicknesses of the control gate lines can be made less than the minimum resolution element of the process by forming an etch mask of spacers.Type: ApplicationFiled: August 5, 2011Publication date: November 24, 2011Inventor: Eliyahou Harari
-
Patent number: 8040727Abstract: A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.Type: GrantFiled: August 28, 1998Date of Patent: October 18, 2011Assignee: SanDisk CorporationInventor: Eliyahou Harari
-
Patent number: 8027165Abstract: A flash memory card structure with an external contact structure according to a published standard, such as the USB standard, also includes a second data transmission path, such as a wireless one. A removable cap fits over the card to cover the external contacts when they are not being used as a memory data path. One of two or more different caps may be selected to be placed on the card in order to control operation of the second data transmission path, such as to select the distance of wireless transmission from one of two or more pre-set distances. Power to operate the memory card through the second path, when not connected to a host, may also be provided through the external contacts by including a battery in the caps.Type: GrantFiled: July 8, 2004Date of Patent: September 27, 2011Assignee: Sandisk Technologies Inc.Inventors: Robert F. Wallace, Edwin J. Cuellar, Eliyahou Harari, Yoram Cedar
-
Patent number: 8019942Abstract: A memory card of one published standard, such as the Multi-Media Card (MMC) or Secure Digital Card (SD), is modified to include the function of a Subscriber Identity Module (SIM) according to another published standard. The controller of the memory card communicates between electrical contacts on the outside of the card and both the memory and the SIM. In one specific form, the memory card has the physical configuration of the current Plug-in SIM card with a few external contacts added to accommodate the memory controller and data memory. In another specific form, the memory card has the physical configuration of the current SD card, including external contacts.Type: GrantFiled: November 28, 2007Date of Patent: September 13, 2011Assignee: SanDisk Technologies, Inc.Inventors: Eliyahou Harari, Yoram Cedar, Wesley G. Brewer, Yosi Pinto, Reuven Elhamias, Michael Holtzman
-
Patent number: 7994004Abstract: A flash NAND type EEPROM system with individual ones of an array of charge storage elements, such as floating gates, being capacitively coupled with at least two control gate lines. The control gate lines are preferably positioned between floating gates to be coupled with sidewalls of floating gates. The memory cell coupling ratio is desirably increased, as a result. Both control gate lines on opposite sides of a selected row of floating gates are usually raised to the same voltage while the second control gate lines coupled to unselected rows of floating gates immediately adjacent and on opposite sides of the selected row are kept low. The control gate lines can also be capacitively coupled with the substrate in order to selectively raise its voltage in the region of selected floating gates. The length of the floating gates and the thicknesses of the control gate lines can be made less than the minimum resolution element of the process by forming an etch mask of spacers.Type: GrantFiled: October 28, 2009Date of Patent: August 9, 2011Assignee: Sandisk Technologies Inc.Inventor: Eliyahou Harari
-
Patent number: 7951669Abstract: Methods of fabricating a dual control gate non-volatile memory array are described. Parallel strips of floating gate material are formed over the substrate in a first direction but separated from it by a tunnel dielectric. In the gaps between these strips control gate material is formed forming a second set of parallel strips but insulated from both the adjacent floating gate stripes and the substrate. Both sets of strips are isolated in a second direction perpendicular to the first direction forming an array of individual floating gates and control gates. The control gates formed from an individual control gate strip are then interconnected by a conductive wordline such the potential on individual floating gates are controlled by the voltages on two adjacent wordlines. In other variations either the floating gates or the control gates may be recessed into the original substrate.Type: GrantFiled: April 13, 2006Date of Patent: May 31, 2011Assignee: SanDisk CorporationInventors: Eliyahou Harari, George Samachisa
-
Publication number: 20110041039Abstract: The embodiments described herein provide a controller and method for interfacing between a host controller in a host and a flash memory device. In one embodiment, a controller comprises a first NAND interface, a second NAND interface, and one or more of the following modules: a data scrambling module, a column replacement module, and a module that manages at least one of bad blocks and spare blocks. Other embodiments are disclosed, and each of the embodiments can be used alone or together in combination.Type: ApplicationFiled: August 11, 2009Publication date: February 17, 2011Inventors: Eliyahou Harari, Richard R. Heye, Robert D. Selinger
-
Patent number: 7858472Abstract: An integrated non-volatile memory circuit is formed by first growing a thin dielectric layer on a semiconductor substrate surface, followed by depositing a layer of conductive material such as doped polysilicon on this dielectric layer, the conductive material then being separated into rows and columns of individual floating gates. Cell source and drain diffusions in the substrate are continuously elongated across the rows. Field dielectric deposited between the rows of floating gates provides electrical isolation between the rows. Shallow trenches may be included between rows without interrupting the conductivity of the diffusions along their lengths. A deep dielectric filled trench is formed in the substrate between the array and peripheral circuits as electrical isolation. Various techniques are included that increase the field coupling area between the floating gates and a control gate.Type: GrantFiled: March 22, 2007Date of Patent: December 28, 2010Assignee: SanDisk CorporationInventors: Jack H. Yuan, Eliyahou Harari, Yupin K. Fong, George Samachisa