Patents by Inventor Eugene R. Worley
Eugene R. Worley has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9368648Abstract: An active diode with fast turn-on time, low capacitance, and low turn-on resistance may be manufactured without a gate and without a shallow trench isolation region between doped regions of the diode. A short conduction path in the active diode allows a fast turn-on time, and a lack of gate oxide reduces susceptibility of the active diode to extreme voltages. The active diode may be implemented in integrated circuits to prevent and reduce damage from electrostatic discharge (ESD) events. Manufacturing the active diode is accomplished by depositing a salicide block between doped regions of the diode before salicidation. After the salicide layers are formed on the doped regions, the salicide block is removed.Type: GrantFiled: March 31, 2010Date of Patent: June 14, 2016Assignee: QUALCOMM IncorporatedInventors: Reza Jalilizeinali, Eugene R. Worley, Evan Siansuri, Sreeker R. Dundigal
-
Patent number: 9054520Abstract: In a particular embodiment, an apparatus includes an electrostatic discharge (ESD) clamping transistor coupled to a ground terminal of a device. The apparatus further includes a switch coupled between a body terminal of the ESD clamping transistor and the around terminal.Type: GrantFiled: January 21, 2013Date of Patent: June 9, 2015Assignee: Qualcomm IncorporatedInventors: Eugene R. Worley, Mingliang Wang, Ankit Srivastava, Song S. Shi
-
Patent number: 9042064Abstract: Electrostatic discharge protection for Class D power amplifiers is disclosed. In an exemplary embodiment, an apparatus includes an amplifier having an output transistor coupled to an interface pad, a snapback supply clamp coupled across first and second supplies of the amplifier and configured to provide a clamp voltage across the first and second supplies during ESD event; and a trigger circuit coupled to the output transistor, the trigger circuit configured to detect the clamp voltage and to enable the output transistor to provide a discharge path from the interface pad to the second supply when the clamp voltage is detected.Type: GrantFiled: October 4, 2012Date of Patent: May 26, 2015Assignee: QUALCOMM IncorporatedInventors: Ankit Srivastava, Eugene R Worley
-
Publication number: 20140204488Abstract: In a particular embodiment, an apparatus includes an electrostatic discharge (ESD) clamping transistor coupled to a ground terminal of a device. The apparatus further includes a switch coupled between a body terminal of the ESD clamping transistor and the around terminal.Type: ApplicationFiled: January 21, 2013Publication date: July 24, 2014Applicant: QUALCOMM INCORPORATEDInventors: Eugene R. Worley, Mingliang Wang, Ankit Srivastava, Song S. Shi
-
Publication number: 20140098447Abstract: Electrostatic discharge protection for Class D power amplifiers is disclosed. In an exemplary embodiment, an apparatus includes an amplifier having an output transistor coupled to an interface pad, a snapback supply clamp coupled across first and second supplies of the amplifier and configured to provide a clamp voltage across the first and second supplies during ESD event; and a trigger circuit coupled to the output transistor, the trigger circuit configured to detect the clamp voltage and to enable the output transistor to provide a discharge path from the interface pad to the second supply when the clamp voltage is detected.Type: ApplicationFiled: October 4, 2012Publication date: April 10, 2014Applicant: QUALCOMM INCORPORATEDInventors: Ankit Srivastava, Eugene R Worley
-
Patent number: 8665570Abstract: Diodes, including gated diodes and shallow trench isolation (STI) diodes, manufacturing methods, and related circuits are provided without at least one halo or pocket implant thereby reducing capacitance of the diode. In this manner, the diode may be used in circuits and other devices having performance sensitive to load capacitance while still obtaining the performance characteristics of the diode. Such characteristics for a gated diode include fast turn-on times and high conductance, making the gated diodes well-suited for electro-static discharge (ESD) protection circuits as one example. Diodes include a semiconductor substrate having a well region and insulating layer thereupon. A gate electrode is formed over the insulating layer. Anode and cathode regions are provided in the well region. A P-N junction is formed. At least one pocket implant is blocked in the diode to reduce capacitance.Type: GrantFiled: March 30, 2011Date of Patent: March 4, 2014Assignee: QUALCOMM IncorporatedInventors: Reza Jalilizeinali, Eugene R. Worley, Evan Siansuri, Sreeker Dundigal
-
Patent number: 8576523Abstract: Techniques for electrostatic discharge (ESD) protection for amplifiers and other circuitry employing charge pumps. In an exemplary embodiment, a Vneg switch coupling a second flying capacitor node to a negative output voltage node is closed in response to an ESD event being detected between a supply voltage node and the negative output voltage node. A ground switch coupling a ground node to the second flying capacitor node is closed in response to an ESD event being detected between the ground node and the negative output voltage node. The Vneg switch is further closed in response to the ESD event being detected between the ground node and the negative output voltage node. Further techniques are disclosed for providing on-chip snapback clamps at the output of a power amplifier coupled to the charge pump to protect against ESD events as defined by the standard IEC 61000-4-2.Type: GrantFiled: March 14, 2011Date of Patent: November 5, 2013Assignee: QUALCOMM IncorporatedInventors: Ankit Srivastava, Eugene R. Worley, Guoqing Miao, Xiaohong Quan
-
Patent number: 8536893Abstract: A circuit for recording a magnitude of an ESD event during semiconductor assembly includes a voltage divider connected between an input and a ground. The circuit also includes a measurement block having a recorder device. Each measurement block receives current from a segment of the voltage divider. The magnitude of the ESD event is determined based upon a read-out of the measurement devices after the ESD event. The recorder device may be a capacitor that would be damaged during the ESD event. During the ESD event the capacitor may be damaged. Reading out the recorder device determines if the magnitude of the ESD event exceeded a threshold magnitude that damages the capacitor.Type: GrantFiled: October 13, 2009Date of Patent: September 17, 2013Assignee: QUALCOMM IncorporatedInventors: Eugene R. Worley, Brian Matthew Henderson
-
Patent number: 8531805Abstract: Gated diodes, manufacturing methods, and related circuits are provided wherein at least one lightly-doped drain (LDD) implant is blocked in the gated diode to reduce its capacitance. In this manner, the gated diode may be used in circuits and other applications whose performance is sensitive to load capacitance while still obtaining the performance characteristics of a gated diode. These characteristics include fast turn-on times and high conductance, making the gated diodes disclosed herein well-suited for electro-static discharge (ESD) protection circuits as one application example. The examples of the gated diode disclosed herein include a semiconductor substrate having a well region and insulating layer thereupon. A gate electrode is formed over the insulating layer. Anode and cathode regions are provided in the well region, wherein a P-N junction is formed. At least one LDD implant is blocked in the gated diode to reduce capacitance.Type: GrantFiled: March 13, 2009Date of Patent: September 10, 2013Assignee: QUALCOMM IncorporatedInventor: Eugene R. Worley
-
Patent number: 8531806Abstract: A semiconductor die includes resistor-capacitor (RC) clamping circuitry for electrostatic discharge (ESD) protection of the semiconductor die. The RC clamping circuitry includes building blocks distributed in the pad ring and in the core area of the semiconductor die. The building blocks include at least one capacitor block in the core area. The RC clamping circuitry also includes chip level conductive layer connections between each of the distributed building blocks.Type: GrantFiled: June 30, 2011Date of Patent: September 10, 2013Assignee: QUALCOMM IncorporatedInventors: Reza Jalilizeinali, Evan Siansuri, Sreeker R. Dundigal, Eugene R. Worley
-
Patent number: 8514532Abstract: Disclosed herein are embodiments of electrostatic discharge (ESD) protection circuits. In certain embodiments an ESD protection circuit may include two series resistor-capacitor (RC) circuits. One series RC circuit may have a short time constant and may selectively activate a current shunt between two power rails in response to an ESD event. Accordingly, the ESD circuit may be able to respond to fast ramping ESD events. The other series RC circuit has a longer time constant, and maintains the current shunt in an active state for a sufficient amount of time to allow the ESD event to be completely discharged.Type: GrantFiled: June 18, 2009Date of Patent: August 20, 2013Assignee: Conexant Systems, Inc.Inventors: Eugene R. Worley, Chiew-Guan Tan, Mark R. Tennyson
-
Patent number: 8427796Abstract: Improved ESD protection circuits for RFICs requiring both high voltage and high frequency operation is described. A cascode grounded gate snap-back NFET (GGNFET) combined with a precharge circuit and a diode network results in a positive ESD protection clamp with low capacitance and high turn-on voltage. The positive ESD protection clamp provides ESD protection to an IC during a positive voltage ESD pulse. Exemplary embodiments of a negative ESD protection clamp are disclosed where a bias circuit or a charge pump is used in place of the precharge circuit in a manner that allows the combination of the bias circuit or the charge pump together with a diode network and a cascode grounded gate snap-back NFET to provide protection against negative ESD voltage pulses. The combination of a positive and a negative ESD protection clamp provides ESD protection to an IC during either a positive or a negative voltage ESD pulse.Type: GrantFiled: March 26, 2010Date of Patent: April 23, 2013Assignee: QUALCOMM, IncorporatedInventors: Eugene R. Worley, ByungWook Min, Der-woei Wu
-
Publication number: 20120236444Abstract: Techniques for electrostatic discharge (ESD) protection for amplifiers and other circuitry employing charge pumps. In an exemplary embodiment, a Vneg switch coupling a second flying capacitor node to a negative output voltage node is closed in response to an ESD event being detected between a supply voltage node and the negative output voltage node. A ground switch coupling a ground node to the second flying capacitor node is closed in response to an ESD event being detected between the ground node and the negative output voltage node. The Vneg switch is further closed in response to the ESD event being detected between the ground node and the negative output voltage node. Further techniques are disclosed for providing on-chip snapback clamps at the output of a power amplifier coupled to the charge pump to protect against ESD events as defined by the standard IEC 61000-4-2.Type: ApplicationFiled: March 14, 2011Publication date: September 20, 2012Applicant: QUALCOMM INCORPORATEDInventors: Ankit Srivastava, Eugene R. Worley, Guoqing Miao, Xiaohong Quan
-
Publication number: 20120224284Abstract: A semiconductor die includes resistor-capacitor (RC) clamping circuitry for electrostatic discharge (ESD) protection of the semiconductor die. The RC clamping circuitry includes building blocks distributed in the pad ring and in the core area of the semiconductor die, The building blocks include at least one capacitor block in the core area, The RC clamping circuitry also includes chip level conductive layer connections between each of the distributed building blocks.Type: ApplicationFiled: June 30, 2011Publication date: September 6, 2012Applicant: QUALCOMM IncorporatedInventors: Reza Jalilizeinali, Evan Siansuri, Sreeker R. Dundigal, Eugene R. Worley
-
Patent number: 8213142Abstract: An amplifier (e.g., an LNA) with improved ESD protection circuitry is described. In one exemplary design, the amplifier includes a transistor, an inductor, and a clamp circuit. The transistor has a gate coupled to a pad and provides signal amplification for the amplifier. The inductor is coupled to a source of the transistor and provides source degeneration for the transistor. The clamp circuit is coupled between the gate and source of the transistor and provides ESD protection for the transistor. The clamp circuit may include at least one diode coupled between the gate and source of the transistor. The clamp circuit conducts current through the inductor to generate a voltage drop across the inductor when a large voltage pulse is applied to the pad. The gate-to-source voltage (Vgs) of the transistor is reduced by the voltage drop across the inductor, which may improve the reliability of the transistor.Type: GrantFiled: October 29, 2008Date of Patent: July 3, 2012Assignee: QUALCOMM, IncorporatedInventor: Eugene R. Worley
-
Publication number: 20120074496Abstract: Diodes, including gated diodes and shallow trench isolation (STI) diodes, manufacturing methods, and related circuits are provided without at least one halo or pocket implant thereby reducing capacitance of the diode. In this manner, the diode may be used in circuits and other devices having performance sensitive to load capacitance while still obtaining the performance characteristics of the diode. Such characteristics for a gated diode include fast turn-on times and high conductance, making the gated diodes well-suited for electro-static discharge (ESD) protection circuits as one example. Diodes include a semiconductor substrate having a well region and insulating layer thereupon. A gate electrode is formed over the insulating layer. Anode and cathode regions are provided in the well region. A P-N junction is formed. At least one pocket implant is blocked in the diode to reduce capacitance.Type: ApplicationFiled: March 30, 2011Publication date: March 29, 2012Applicant: QUALCOMM IncorporatedInventors: Reza Jalilizeinali, Eugene R. Worley, Evan Siansuri, Sreeker Dundigal
-
Publication number: 20110176245Abstract: Improved ESD protection circuits for RFICs requiring both high voltage and high frequency operation is described. A cascode grounded gate snap-back NFET (GGNFET) combined with a precharge circuit and a diode network results in a positive ESD protection clamp with low capacitance and high turn-on voltage. The positive ESD protection clamp provides ESD protection to an IC during a positive voltage ESD pulse. Exemplary embodiments of a negative ESD protection clamp are disclosed where a bias circuit or a charge pump is used in place of the precharge circuit in a manner that allows the combination of the bias circuit or the charge pump together with a diode network and a cascode grounded gate snap-back NFET to provide protection against negative ESD voltage pulses. The combination of a positive and a negative ESD protection clamp provides ESD protection to an IC during either a positive or a negative voltage ESD pulse.Type: ApplicationFiled: March 26, 2010Publication date: July 21, 2011Applicant: QUALCOMM INCORPORATEDInventors: Eugene R. Worley, ByungWook Min, Der-woei Wu
-
Publication number: 20110084362Abstract: An active diode with fast turn-on time, low capacitance, and low turn-on resistance may be manufactured without a gate and without a shallow trench isolation region between doped regions of the diode. A short conduction path in the active diode allows a fast turn-on time, and a lack of gate oxide reduces susceptibility of the active diode to extreme voltages. The active diode may be implemented in integrated circuits to prevent and reduce damage from electrostatic discharge (ESD) events. Manufacturing the active diode is accomplished by depositing a salicide block between doped regions of the diode before salicidation. After the salicide layers are formed on the doped regions, the salicide block is removed.Type: ApplicationFiled: March 31, 2010Publication date: April 14, 2011Applicant: QUALCOMM IncorporatedInventors: Reza Jalilizeinali, Eugene R. Worley, Evan Siansuri, Sreeker R. Dundigal
-
Publication number: 20100321841Abstract: Disclosed herein are embodiments of electrostatic discharge (ESD) protection circuits. In certain embodiments an ESD protection circuit may include two series resistor-capacitor (RC) circuits. One series RC circuit may have a short time constant and may selectively activate a current shunt between two power rails in response to an ESD event. Accordingly, the ESD circuit may be able to respond to fast ramping ESD events. The other series RC circuit has a longer time constant, and maintains the current shunt in an active state for a sufficient amount of time to allow the ESD event to be completely discharged.Type: ApplicationFiled: June 18, 2009Publication date: December 23, 2010Applicant: CONEXANT SYSTEMS, INC.Inventors: Eugene R. Worley, Chiew-Guan Tan, Mark R. Tennyson
-
Publication number: 20100232077Abstract: Gated diodes, manufacturing methods, and related circuits are provided wherein at least one lightly-doped drain (LDD) implant is blocked in the gated diode to reduce its capacitance. In this manner, the gated diode may be used in circuits and other applications whose performance is sensitive to load capacitance while still obtaining the performance characteristics of a gated diode. These characteristics include fast turn-on times and high conductance, making the gated diodes disclosed herein well-suited for electro-static discharge (ESD) protection circuits as one application example. The examples of the gated diode disclosed herein include a semiconductor substrate having a well region and insulating layer thereupon. A gate electrode is formed over the insulating layer. Anode and cathode regions are provided in the well region, wherein a P-N junction is formed. At least one LDD implant is blocked in the gated diode to reduce capacitance.Type: ApplicationFiled: March 13, 2009Publication date: September 16, 2010Applicant: QUALCOMM IncorporatedInventor: Eugene R. Worley