Patents by Inventor Feng Lin
Feng Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250147264Abstract: An imaging lens assembly includes a plastic barrel and a lens set, and the lens set is disposed in the plastic barrel. The plastic barrel includes an object-side outer surface, a first inner surface and a second inner surface. The lens set has an optical axis, and includes, in order from an object side to an image side thereof, at least one plastic lens element and a spacer. A light-absorbing coating is disposed on the plastic lens element. The spacer includes an object-side connecting surface and a relative surface. When the object-side connecting surface is connected with a neighboring object-side optical element, the relative surface is out of touch with the neighboring object-side optical element. There is an overlap between the second inner surface and the relative surface along a direction parallel to the optical axis.Type: ApplicationFiled: January 13, 2025Publication date: May 8, 2025Inventors: Cheng-Feng LIN, Ming-Ta CHOU
-
Publication number: 20250151287Abstract: A memory device includes a memory array comprising a plurality of memory cells arranged over a plurality of rows, the rows including a plurality of word lines, respectively, a first group of the memory cells coupled to an even-numbered one of the word lines and a second group of the memory cells coupled to an odd-numbered one of the word lines. The even-numbered word line is disposed in a first one of a plurality of metallization layers formed vertically above a substrate, wherein the even-numbered word line extends along a first lateral direction and includes a first stitch portion extending in a second lateral direction perpendicular to the first lateral direction. The odd-numbered word line is disposed in a second one of the plurality of metallization layers, wherein the odd-numbered word line extends along the first lateral direction and includes a second stitch portion extending in the second lateral direction.Type: ApplicationFiled: March 14, 2024Publication date: May 8, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ku-Feng Lin, Ji-Kuan Lee, Wen-Chun You, Perng-Fei Yuh, Yi-Chun Shih, Yih Wang
-
Patent number: 12290565Abstract: Provided herein are methods of treating or preventing a T-cell mediated inflammatory disease or cancer in a subject in need thereof comprising administering to the subject a therapeutically effective amount of an antibody that specifically binds to human PSGL-1 in combination with a Janus kinase (JAK) inhibitor. In some embodiments, the T-cell mediated inflammatory disease is GVHD, e.g., acute GVHD or chronic GVHD.Type: GrantFiled: November 16, 2022Date of Patent: May 6, 2025Assignee: AltruBio Inc.Inventors: Shih-Yao Lin, Feng-Lin Chiang, You-Chia Yeh
-
Patent number: 12295114Abstract: The present disclosure includes an expansion card fixing structure and electronic device using the same. The guiding track includes a track base, the track base includes a track slot, the track slot extends in a first direction, and the track slot portions of the track base recessed in a second direction to form the track slot. A limiting element includes a first end and a second end at intervals along a third direction. The first end extends into the track slot along the third direction, the second end forms an avoidance hole through the second direction. A handle includes a first surface and a second surface, the handle is connected to the second surface by a latch. A resilient member is configured for driving the first end into the track slot. An expansion plate includes a guide portion.Type: GrantFiled: March 30, 2023Date of Patent: May 6, 2025Assignee: Fulian Precision Electronics (Tianjin) Co., LTD.Inventor: Jia-Feng Lin
-
Publication number: 20250141347Abstract: A resonant converter having a switch on-time control mechanism is provided. The resonant converter includes a primary-side switch circuit, a primary-side resonant circuit, a secondary-side switch circuit, a secondary-side resonant circuit, a transformer and a control circuit. In the resonant converter, the control circuit controls on-times and switching frequencies of the primary-side switch circuit and the secondary-side switch circuit to extend time within which power is transmitted from an input power source, the primary-side switch circuit, the primary-side resonant circuit and the transformer to the secondary-side resonant circuit, and stored in the secondary-side resonant circuit. As a result, the secondary-side resonant circuit is able to supply more power to a load.Type: ApplicationFiled: December 25, 2023Publication date: May 1, 2025Inventors: JING-YUAN LIN, Yan-Cheng Hou, Yi-Feng Lin
-
Patent number: 12288577Abstract: A sensing amplifier, coupled to at least one memory cell, includes an output terminal and a reference terminal, a multiplexer circuit, and a plurality of reference cells having equal value. An output terminal of the multiplexer circuit is coupled to the reference terminal of the sensing amplifier. Each of the reference cell is coupled to each input node of the multiplexer circuit. The multiplexer circuit is controlled by a control signal to select one of the reference cells as a selected reference cell to couple to the reference terminal of the sensing amplifier when each read operation to the at least one memory cell is performed. The plurality of reference cells are selected sequentially and repeatedly, and the one of the reference cells is selected for one read operation to the at least one memory cell.Type: GrantFiled: March 2, 2023Date of Patent: April 29, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hiroki Noguchi, Ku-Feng Lin, Yih Wang
-
Patent number: 12284804Abstract: The present disclosure provides a memory device, a semiconductor device, and a method of operating a memory device. A memory device includes a memory cell, a bit line, a word line, a select transistor, a fuse element, and a heater. The bit line is connected to the memory cell. The word line is connected to the memory cell. The select transistor is disposed in the memory cell. A gate of the select transistor is connected to the word line. The fuse element is disposed in the memory cell. The fuse element is connected to the bit line and the select transistor. The heater is configured to heat the fuse element.Type: GrantFiled: January 4, 2024Date of Patent: April 22, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Perng-Fei Yuh, Yih Wang, Meng-Sheng Chang, Jui-Che Tsai, Ku-Feng Lin, Yu-Wei Lin, Keh-Jeng Chang, Chansyun David Yang, Shao-Ting Wu, Shao-Yu Chou, Philex Ming-Yan Fan, Yoshitaka Yamauchi, Tzu-Hsien Yang
-
Patent number: 12277990Abstract: A memory device includes a plurality of memory cells including a first memory cell and a second memory cell, a first bit line connected to the first memory cell, a second bit line connected to the second memory cell, a first word line connected to the first and second memory cells, a first control transistor connected to the first bit line, a second control transistor connected to second bit line, a first mux transistor commonly connected to the first and second control transistors, and a sense amplifier connected to the first mux transistor.Type: GrantFiled: May 29, 2024Date of Patent: April 15, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Sheng Chang, Ku-Feng Lin
-
Patent number: 12279460Abstract: An electrostatic discharge (ESD) protection device including the following components is provided. A first transistor includes a first gate, a first N-type source region, and an N-type drain region. A second transistor includes a second gate, a second N-type source region, and the N-type drain region. The N-type drain region is located between the first gate and the second gate. An N-type drift region is located in a P-type substrate between the first gate and the second gate and is located directly below a portion of the first gate and directly below a portion of the second gate. The N-type drain region is located in the N-type drift region. A P-type barrier region is located in the P-type substrate below the N-type drift region. The P-type barrier region has an overlapping portion overlapping the N-type drift region. There is at least one first opening in the overlapping portion.Type: GrantFiled: August 9, 2022Date of Patent: April 15, 2025Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Ming-Hui Chen, Chih-Feng Lin, Chiu-Tsung Huang, Hsiang-Hung Chang
-
Publication number: 20250111869Abstract: A memory circuit includes a memory array comprising a plurality of non-volatile memory cells, wherein the non-volatile memory cells are arranged along a plurality of access lines that extend along a lateral direction. The memory circuit includes a first access circuit physically disposed on a first side of the memory array in the lateral direction. The memory circuit includes a second access circuit physically disposed on a second side of the memory array in the lateral direction, the second side being opposite to the first side. When each of the non-volatile memory cells is configured to be programmed by at least a first current and a second current, the first current and second current flow through a first path and a second path, respectively. The first path at least comprises a portion on the first side and the second path at least comprises a portion on the second side.Type: ApplicationFiled: January 5, 2024Publication date: April 3, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tung-Cheng Chang, Yu-Fan Lin, Ku-Feng Lin, Perng-Fei Yuh, Yih Wang
-
Patent number: 12260933Abstract: The present disclosure provides a data receiving circuit, a data receiving system, and a memory device. The data receiving circuit includes: a receiving module, configured to receive a data signal and a reference signal, compare the data signal and the reference signal in response to a sampling clock signal, and output a first output signal and a second output signal; and a decision feedback equalization module, connected to a feedback node of the receiving module, and configured to perform a decision feedback equalization on the receiving module on the basis of a feedback signal to adjust the first output signal and the second output signal, wherein the feedback signal is obtained on the basis of data received previously, and an adjustment capability of the decision feedback equalization module to the first output signal and the second output signal is adjustable.Type: GrantFiled: January 11, 2023Date of Patent: March 25, 2025Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Feng Lin
-
Publication number: 20250095655Abstract: An identity recognition method, an apparatus, a computer device, and a storage medium are provided. The method includes: obtaining a signal to be identified which includes a millimeter wave signal and an audio signal; performing living feature detection based on the millimeter wave signal and the audio signal, and acquiring a living millimeter wave signal and a living audio signal; performing feature fusion of the living millimeter wave signal and the living audio signal, and acquiring a fusion response diagram of a living voice signal; and performing identity recognition based on the fusion response diagram of the living voice signal.Type: ApplicationFiled: November 15, 2023Publication date: March 20, 2025Inventors: Feng LIN, Tiantian LIU, Chao WANG, Hao YAN, Kui REN
-
Patent number: 12251081Abstract: A cavity interposer has a cavity, first bondpads adapted to couple to a chip-type camera cube disposed within a base of the cavity at a first level, the first bondpads coupled through feedthroughs to second bondpads at a base of the interposer at a second level; and third bondpads adapted to couple to a light-emitting diode (LED), the third bondpads at a third level. The third bondpads coupled to fourth bondpads at the base of the interposer at the second level; and the second and fourth bondpads couple to conductors of a cable with the first, second, and third level different. An endoscope optical includes the cavity interposer an LED, and a chip-type camera cube electrically bonded to the first bondpads; the LED is bonded to the third bondpads; and a top of the chip-type camera cube and a top of the LED are at a same level.Type: GrantFiled: May 18, 2022Date of Patent: March 18, 2025Assignee: OmniVision Technologies, Inc.Inventors: Teng-Sheng Chen, Wei-Ping Chen, Wei-Feng Lin, Jau-Jan Deng
-
Patent number: 12256512Abstract: A locking assembly for locking a second component to a second component, comprising a stopper, a mounting component, a driving component, and a linkage mechanism. The stopper is configured for connecting to the first component. The mounting component is configured for connecting to the second component. The driving component is slidably connected to the mounting component. A sliding slot is defined on the driving component. The sliding slot includes a locking segment. The linkage mechanism is slidably connected to the mounting component and the driving component. The linkage mechanism includes a first member and a connecting column. The first member includes a first part and a second part coupled to the first part. The first part is coupled to the mounting component, a first slot is defined on the second part. The connecting column is accommodated in the sliding slot and the first slot.Type: GrantFiled: June 27, 2023Date of Patent: March 18, 2025Assignee: Fulian Precision Electronics (Tianjin) Co., LTD.Inventors: Chieh-Hsiang Lin, Jia-Feng Lin
-
Patent number: 12253656Abstract: A light-folding element includes an object-side surface, an image-side surface, a reflection surface and a connection surface. The reflection surface is configured to reflect imaging light passing through the object-side surface to the image-side surface. The connection surface is connected to the object-side, image-side and reflection surfaces. The light-folding element has a recessed structure located at the connection surface. The recessed structure is recessed from the connection surface an includes a top end portion, a bottom end portion and a tapered portion located between the top end and bottom end portions. The top end portion is located at an edge of the connection surface. The tapered portion has two tapered edges located on the connection surface. The tapered edges are connected to the top end and bottom end portions. A width of the tapered portion decreases in a direction from the top end portion towards the bottom end portion.Type: GrantFiled: November 22, 2023Date of Patent: March 18, 2025Assignee: LARGAN PRECISION CO., LTD.Inventors: Min-Chun Liao, Lin An Chang, Ming-Ta Chou, Jyun-Jia Cheng, Cheng-Feng Lin, Ming-Shun Chang
-
Publication number: 20250078843Abstract: The present invention discloses a method for designing an interference noise of speech based on the human speech structure, including the following steps: (1): obtaining a large amount of speech data containing different speakers and different speech contents, extracting voiceprint information, and then building an initial speech data set; (2): for each user, obtaining a small amount of speech data of the user, extracting voiceprint information, and then matching the most similar speech data in the initial speech data set; (3): performing data augmentation on the matched speech data; (4): segmenting the augmented speech data with a phoneme segmentation algorithm to form a vowel data set and a consonant data set; (5): constructing three noise sequences based on the vowel data set and the consonant data set, and performing superimposition to obtain an interference noise; and (6): continuously generating and playing randomly generated interference noise, and continuously injecting the interference noise into recType: ApplicationFiled: December 21, 2022Publication date: March 6, 2025Inventors: ZHONGJIE BA, PENG HUANG, YAO WEI, PENG CHENG, LI LU, FENG LIN, ZHENGUANG LIU, KUI REN
-
Publication number: 20250081326Abstract: A circuit board module includes a substrate, an optical module component, an elastic component, and a heat sink. The optical module component includes a housing and an optical module, the housing is arranged on a side of the substrate, a hole is provided on a side that is of the housing and that is away from the substrate, and the optical module is inserted into the housing from a first end of the housing in a first direction. A first end of the elastic component is fixedly coupled to the substrate, and a second end of the elastic component is fixedly coupled to a side that is of the housing and that faces the substrate. The heat sink is arranged on a side that is of the housing and that is away from the substrate, and the heat sink is fixedly coupled to the substrate.Type: ApplicationFiled: November 18, 2024Publication date: March 6, 2025Inventors: Xiaodong Li, Peiqing Lin, Feng Lin
-
Patent number: 12241785Abstract: A color correction system and a colorimeter positioning method therefore are provided. A first color block is displayed in a first display area of a display. During the period of displaying the first color block, a first sensing value is acquired for the first color block through a sensor of a colorimeter. The first sensing value is compared with a first reference value to determine whether the first sensing value meets the first specific condition. In response to the first sensing value meeting the first specific condition, a second color block is displayed in the first display area of the display. During the period of displaying the second color block, a second sensing value is acquired for the second color block through the sensor. The second sensing value is compared with a second reference value to determine whether the second sensing value meets the second specific condition.Type: GrantFiled: May 16, 2023Date of Patent: March 4, 2025Assignee: Qisda CorporationInventors: Jia Hsing Li, Chi Yao Hsu, Feng-Lin Chen
-
Publication number: 20250068716Abstract: A data processing method includes: displaying a document source control in a target application; displaying a to-be-authorized-document list in response to a trigger operation on the document source control, the to-be-authorized-document list including one or more document titles, the one or more document titles including a title that is in a document application and that corresponds to document data associated with a first object, and the first object being logged in to the document application through the target application; and displaying a first authorized-document list including a first title in response to a trigger operation on the to-be-authorized-document list (S103), the first title being a triggered document title, and the target application having a permission to perform service processing on document data corresponding to the first title.Type: ApplicationFiled: November 7, 2024Publication date: February 27, 2025Inventors: Qinghong LIU, Fu GAO, Feng LIN, Xiaoqian HUANG, Muyan YANG, Tony TANG, Jing XIONG
-
Patent number: 12237042Abstract: Provided is data receiving circuit, data receiving system and memory device. The data receiving circuit includes: first amplification circuit, configured to receive data signal, first reference signal and second reference signal, perform first comparison on the data signal and the first reference signal in response to sampling clock signal and output first signal pair, and perform second comparison on the data signal and the second reference signal and output second signal pair; second amplification circuit, configured to receive enable signal and feedback signal, selectively receive the first signal pair or the second signal pair as input signal pair based on the feedback signal during period in which the enable signal is at first level, receive the first signal pair during period in which the enable signal is at second level, amplify voltage difference of the first signal pair, and output first output signal and second output signal.Type: GrantFiled: September 26, 2022Date of Patent: February 25, 2025Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Feng Lin