Patents by Inventor Frank R. Bryant
Frank R. Bryant has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5478771Abstract: An interconnect structure, and method for forming same, is suitable for use in integrated circuits such as SRAM devices. The structure uses masking of a polycrystalline silicon interconnect level to move a P-N junction to a region within a polycrystalline silicon interconnect line, rather than at the substrate. This P-N junction can then be shorted out using a refractory metal silicide formed on the polycrystalline silicon interconnect structure.Type: GrantFiled: December 19, 1994Date of Patent: December 26, 1995Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Tsiu C. Chan, Frank R. Bryant, John L. Walters
-
Patent number: 5460983Abstract: Therefore, according to the present invention, the isolation between adjacent intra-polycrystalline silicon layer components of one or more polycrystalline silicon layers of an integrated circuit device may be enhanced by patterning and then implanting one or more such polycrystalline silicon layers with a high dose of oxygen or nitrogen, in the range of approximately 1.times.10.sup.17 /cm.sup.2 to 1.times.10.sup.19 /cm.sup.2. A post implant anneal is performed in either nitrogen or argon to form a layer of either silicon dioxide or silicon nitride having desirable planar characteristics. The anneal is performed at a temperature range of approximately 1000 to 1400 degrees Celsius.Type: GrantFiled: July 30, 1993Date of Patent: October 24, 1995Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Robert L. Hodges, Frank R. Bryant
-
Patent number: 5448091Abstract: A layout and fabrication technique for EPROMs and similar devices includes a preferred technique for partially self-aligning bit line contacts. In addition, a self-aligned, buried Vss line is provided which is in contact with the substrate for its entire length. This provides a highly conductive Vss line, allowing the size of such line to be diminished. The use of a buried Vss contact line and a partially self-aligned bit line contact contributes to a device layout having minimum cell sizes for a given feature size.Type: GrantFiled: September 16, 1994Date of Patent: September 5, 1995Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Frank R. Bryant, Tsiu C. Chan
-
Patent number: 5426065Abstract: An SRAM memory cell having first and second transfer gate transistors. The first transfer gate transistor includes a first source/drain connected to a bit line and the second transfer gate transistor has a first source/drain connected to a complement bit line. Each transfer gate transistor has a gate connected to a word line. The SRAM memory cell also includes first and second pull-down transistors configured as a storage latch. The first pull-down transistor has a first source/drain connected to a second source/drain of said first transfer gate transistor; the second pull-down transistor has a first source/drain connected to a second source/drain of said second transfer gate transistor. Both first and second pull-down transistors have a second source/drain connected to a power supply voltage node.Type: GrantFiled: November 30, 1993Date of Patent: June 20, 1995Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Tsiu C. Chan, Frank R. Bryant
-
Patent number: 5423939Abstract: According to the present invention, a method is provided for forming contact vias in an integrated circuit. Initially, a first protective layer is formed on an insulating layer, and an opening is created through the insulating layer where a contact is to be made. A conductive layer is deposited over the protective layer and partially fills the opening, forming a conductive plug in the opening. A second protective layer is then formed over the conductive plug. Portions of the conductive layer which were formed over the first protective layer are removed. During removal of those portions of the conductive layer, the second protective layer protects the conductive plug from damage. The first and second protective layers are then removed, leaving the conductive plug in the opening in the insulating layer. A conductive contact can now be made by depositing a second conductive layer over the conductive plug.Type: GrantFiled: August 23, 1993Date of Patent: June 13, 1995Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Frank R. Bryant, Loi N. Nguyen
-
Patent number: 5420453Abstract: A method is provided for forming isolated regions of oxide of an integrated circuit, and an integrated circuit formed according to the same. A pad oxide layer is formed over a portion of a substrate. A first silicon nitride layer is formed over the pad oxide layer. A polysilicon buffer layer is then formed over the first silicon nitride layer. A second silicon nitride layer is formed over the polysilicon layer. A photoresist layer is formed and patterned over the second silicon nitride layer. An opening is etched through the second silicon nitride layer and the polysilicon buffer layer to expose a portion of the first silicon nitride layer. A third silicon nitride region is then formed on at least the polysilicon buffer layer exposed in the opening. The first silicon nitride layer is etched in the opening. A field oxide region is then formed in the opening.Type: GrantFiled: September 12, 1994Date of Patent: May 30, 1995Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Robert L. Hodges, Frank R. Bryant, Fusen E. Chen
-
Patent number: 5416034Abstract: A method for fabricating a high impedance load device in an integrated circuit. An opening in an insulating layer is formed to expose a first region below the insulating layer. A region of a refractory metal silicide is formed in the opening. Then, the integrated circuit is annealed until a layer of epitaxial silicon from the refractory metal silicide is deposited on the region, wherein the layer of epitaxial silicon separates the first region from the refractory metal silicide.Type: GrantFiled: June 30, 1993Date of Patent: May 16, 1995Assignee: SGS-Thomson Microelectronics, Inc.Inventor: Frank R. Bryant
-
Patent number: 5403777Abstract: A method for forming an improved bonding pad structure. A bond pad structure is formed by depositing a barrier layer over an underlying region of a semiconductor device, and then depositing a first conductive layer over the barrier layer. The barrier layer and conductive layer are then patterned and etched to define a conductive region. In a preferred embodiment, the conductive region is formed in the shape of a grid. A second conductive layer is deposited over the conductive region and a portion of the exposed underlying region. The second conductive layer makes a good adhesive contact with the underlying region, thus preventing bond pad lift off.Type: GrantFiled: January 14, 1994Date of Patent: April 4, 1995Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Frank R. Bryant, Fusen E. Chen
-
Patent number: 5376571Abstract: A layout and fabrication technique for EPROMs and similar devices includes a preferred technique for partially self-aligning bit line contacts. In addition, a self-aligned, buried Vss line is provided which is in contact with the substrate for its entire length. This provides a highly conductive Vss line, allowing the size of such line to be diminished. The use of a buried Vss contact line and a partially self-aligned bit line contact contributes to a device layout having minimum cell sizes for a given feature size.Type: GrantFiled: September 10, 1993Date of Patent: December 27, 1994Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Frank R. Bryant, Tsiu C. Chan
-
Patent number: 5344790Abstract: A method for fabricating an integrated circuit transistor begins with forming a gate electrode over an insulating layer grown on a conductive layer. Sidewall spacers are formed alongside vertical edges of the gate electrode and a mask is applied to a drain region. A relatively fast-diffusing dopant is then implanted into a source region in the conductive layer. Thereafter, the mask is removed and the drain region is implanted with a relatively slow-diffusing dopant. Finally, the conductive layer is annealed, causing the relatively fast-diffusing dopant to diffuse beneath the source sidewall spacer to a location approximately beneath the vertical edge of the source side of the gate electrode, and causing the relatively slow-diffusing dopant to extend beneath the drain sidewall spacer a lesser distance, so that the drain junction is laterally spaced from underneath the gate electrode.Type: GrantFiled: August 31, 1993Date of Patent: September 6, 1994Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Frank R. Bryant, Robert L. Hodges
-
Patent number: 5336916Abstract: An integrated circuit structure is suitable for use with SRAM memory devices. P-channel load devices are used in a 6-transistor SRAM cell. The P-channel devices are formed as polycrystalline silicon field effect transistors above the N-channel field effect transistors, which are formed in the substrate. In order to avoid formation of a P-N junction, a barrier layer is formed between P-type and N-type source/drain regions. The preferred barrier is a bilayer formed from a conductive material such as silicide over a doped polycrystalline silicon layer.Type: GrantFiled: July 27, 1992Date of Patent: August 9, 1994Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Tsiu C. Chan, Frank R. Bryant, Lisa K. Jorgenson
-
Patent number: 5331117Abstract: A method is provided for forming a substantially planarized surface of an integrated circuit, and an integrated circuit formed according to the same. A conductive area is formed over a portion of a dielectric region. A first spin-on-glass layer is formed over the conductive area and exposed dielectric region. A second spin-on-glass layer is formed over the first spin-on-glass layer; wherein the second spin-on-glass layer has a slower etch rate than the first spin-on-glass layer. A partial etchback of the first and second spin-on-glass layers is performed forming a substantially planar surface.Type: GrantFiled: November 12, 1992Date of Patent: July 19, 1994Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Frank R. Bryant, Charles R. Spinner, III
-
Patent number: 5310692Abstract: A method is provided for a planar surface of a semiconductor integrated circuit, and an integrated circuit formed according to the same. A conductive layer is formed over a substrate. A silicon nitride layer is formed over the conductive layer. A photoresist layer is then formed and patterned over the silicon nitride layer. The silicon nitride layer and the conductive layer are etched to form an opening exposing a portion of the substrate. The photoresist layer is then removed. The exposed substrate and a portion of the conductive layer exposed along the sidewalls in the opening are oxidized. An planarizing insulating layer such as spin-on-glass is formed over the silicon nitride layer and in the opening. The insulating layer is etched back to expose the silicon nitride wherein an upper surface of the insulating layer is level with an upper surface of the conductive layer. The silicon nitride layer is then removed. A planar silicide layer is then formed over the conductive layer.Type: GrantFiled: May 29, 1992Date of Patent: May 10, 1994Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Tsiu C. Chan, Frank R. Bryant
-
Patent number: 5309025Abstract: A method for forming an improved bonding pad structure. A bond pad structure is formed by depositing a barrier layer over an underlying region of a semiconductor device, and then depositing a first conductive layer over the barrier layer. The barrier layer and conductive layer are then patterned and etched to define a conductive region. In a preferred embodiment, the conductive region is formed in the shape of a grid. A second conductive layer is deposited over the conductive region and a portion of the exposed underlying region. The second conductive layer makes a good adhesive contact with the underlying region, thus preventing bond pad lift off.Type: GrantFiled: July 27, 1992Date of Patent: May 3, 1994Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Frank R. Bryant, Fusen E. Chen
-
Patent number: 5300797Abstract: A structure and method is provided for fabricating an integrated circuit having an N-type well and a P-type well, with the upper surfaces of the N-type well and the P-type well coplanar. An insulating layer is formed over the integrated circuit. A first masking layer is formed over the insulating layer to define locations of a first well to be formed. An impurity of a first conductivity type is implanted into the semiconductor substrate of the integrated circuit to form a first region. The first masking layer is removed, and a second masking layer is formed over the insulating layer to define locations of a second well to be formed. An impurity of a second conductivity type is implanted into the semiconductor substrate of the integrated circuit to form a second region. The second masking layer is then removed. The integrated circuit is thermally heated to form the first and second wells in the substrate.Type: GrantFiled: March 31, 1992Date of Patent: April 5, 1994Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Frank R. Bryant, Tsiu C. Chan, Kuei-Wu Huang
-
Patent number: 5285103Abstract: The method for fabrication of openings in semiconductor devices to improve metal step coverage includes forming an active region over a substrate. A metal oxide layer is then formed over the source/drain region. An insulating layer is formed over the metal oxide layer. A photoresist layer is formed over the insulating layer, and patterned to form an opening, exposing a portion of the insulating. The insulating layer is then etched to expose a portion of the metal oxide layer. The photoresist layer is removed and the insulating layer is reflowed so as to form rounded corners at the opening of the insulating layer. The exposed portion of the metal oxide layer is removed to expose a portion of the active region.Type: GrantFiled: April 7, 1992Date of Patent: February 8, 1994Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Fusen Chen, Frank R. Bryant, Girish Dixit
-
Patent number: 5260229Abstract: A method is provided for forming isolated regions of oxide of an integrated circuit, and an integrated circuit formed according to the same. A pad oxide layer is formed over a portion of a substrate. A first silicon nitride layer is formed over the pad oxide layer. A polysilicon buffer layer is then formed over the first silicon nitride layer. A second silicon nitride layer is formed over the polysilicon layer. A photoresist layer is formed and patterned over the second silicon nitride layer. An opening is etched through the second silicon nitride layer and the polysilicon buffer layer to expose a portion of the first silicon nitride layer. A third silicon nitride region is then formed on at least the polysilicon buffer layer exposed in the opening. The first silicon nitride layer is etched in the opening. A field oxide region is then formed in the opening.Type: GrantFiled: August 30, 1991Date of Patent: November 9, 1993Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Robert L. Hodges, Frank R. Bryant, Fusen E. Chen, Che-Chia Wei
-
Patent number: 5256895Abstract: Field oxide regions are formed between drive regions of a silicon substrate by forming over the substrate a sandwich of silicon dioxide, silicon nitride and silicon dioxide layers, opening the layers to expose a portion of the silicon substrate, removing a layer of the exposed substrate, forming side wall spacers on the edges of the opening, removing a layer of the silicon substrate exposed between the side wall spacers, and then reaching the exposed substrate for the thermal oxidation of the exposed substrate for forming the field oxide region. In those structures in which the field oxide is buried in the substrate as shown in FIG. 12, it may be feasible to use thicker field oxide regions and thereby to reduce the need for the heavily doped surface layer under the field oxide.Type: GrantFiled: March 31, 1992Date of Patent: October 26, 1993Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Frank R. Bryant, Yu-Pin Han, Fu-Tai Liou
-
Patent number: 5250456Abstract: A method of forming a capacitor in an integrated circuit, such as a dynamic random access memory (DRAM), and a capacitor and DRAM cell formed by such a method, is disclosed. A first capacitor plate is formed of silicon, for example polysilicon, followed by oxidation thereof to form a thin capacitor oxide layer thereover; alternatively, the thin capacitor oxide layer may be deposited. Nitrogen ions are then implanted through the oxide and into the silicon. A high temperature anneal is then performed in a nitrogen atmosphere, which causes the implanted nitrogen to accumulate near the interface between the silicon first plate and the oxide layer, forming a nitride-like region thereat. An optional sealing thermal reaction (oxidation or nitridation) may then be performed, to reduce the effects of pinholes or other defects in the composite film. The second plate may then be formed of polysilicon, metal, or a metal silicide, completing the capacitor.Type: GrantFiled: September 13, 1991Date of Patent: October 5, 1993Assignee: SGS-Thomson Microelectronics, Inc.Inventor: Frank R. Bryant
-
Patent number: 5233135Abstract: A technique for forming metal interconnect signal lines provides for planarization of an interlevel dielectric layer. A thin layer of material which can function as an etch stop, such as a metal oxide, is formed over the interlevel dielectric. An alignment process is used to pattern and define openings through the etch stop layer where contacts to underlying conductive regions will be formed. Another insulating layer is formed over the etch stop layer, and patterned to define all interconnect signal lines. When the signal line locations are etched away, the etching process stops on the etch stop layer in regions where the signal lines will be, and continues through to the underlying conductive layer where contacts are needed. A metal refill process can be used to then form interconnects and contacts within the etched holes, followed by an anisotropic etchback to remove any metal which lies on top of the upper insulating layer.Type: GrantFiled: June 28, 1991Date of Patent: August 3, 1993Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Fusen E. Chen, Frank R. Bryant, Girish A. Dixit