Patents by Inventor Fu-Chieh Hsu
Fu-Chieh Hsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11978664Abstract: A method includes forming a first conductive feature over a semiconductor substrate, forming an ILD layer over the first conductive feature, patterning the ILD layer to form a trench, and forming a conductive layer over the patterned ILD layer to fill the trench. The method further includes polishing the conductive layer to form a via contact configured to interconnect the first conductive feature with a second conductive feature, where polishing the conductive layer exposes a top surface of the ILD layer, polishing the exposed top surface of the ILD layer, such that a top portion of the via contact protrudes from the exposed top surface of the ILD layer, and forming the second conductive feature over the via contact, such that the top portion of the via contact extends into the second conductive feature.Type: GrantFiled: July 29, 2022Date of Patent: May 7, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Pang-Sheng Chang, Chao-Hsun Wang, Kuo-Yi Chao, Fu-Kai Yang, Mei-Yun Wang, Li-Chieh Wu, Chun-Wei Hsu
-
Publication number: 20240145398Abstract: A carrier structure is provided, in which at least one positioning area is defined on a chip-placement area of a package substrate, and at least one alignment portion is disposed on the positioning area. Therefore, the precision of manufacturing the alignment portion is improved by disposing the positioning area on the chip-placement area, such that the carrier structure can provide a better alignment mechanism for the chip placement operation.Type: ApplicationFiled: December 8, 2022Publication date: May 2, 2024Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Cheng-Liang HSU, Wan-Rou CHEN, Hsin-Yin CHANG, Tsung-Li LIN, Hsiu-Jung LI, Chiu-Lien LI, Fu-Quan XU, Yi-Wen LIU, Chih-Chieh SUN
-
Publication number: 20230127993Abstract: A locking mechanism is provided. The locking mechanism includes a base, a connecting rod, a fastener, and a linking member. The connecting rod and the fastener penetrate the base and are rotatable relative to the base. The connecting rod and the fastener are disposed parallel to each other. The linking member is connected to the connecting rod and the fastener, and is configured to link up the connecting rod and the fastener. Accordingly, the locking mechanism may be suitable for an expansion device with a specific size, and therefore the performance and the design flexibility of the electronic apparatus may be enhanced.Type: ApplicationFiled: December 1, 2021Publication date: April 27, 2023Inventors: Bo-Chun Lin, Fu-Chieh Hsu
-
Patent number: 11197387Abstract: A server apparatus includes a fixing mechanism and a holding casing having a fixing member. The fixing mechanism includes a containing casing having a guiding slot and an engaging hole, an actuator having a driving member and pivoted to the containing casing to be movable between a first position and a second position, and a driven structure. The driven structure has a driven member and a first slot and is slidable on the holding casing. When the engaging hole is engaged with the fixing member and the actuator moves to the first position, the driving member slides along the first slot to drive the driven structure to a mounting position, so as to slide the driven member along the guiding slot.Type: GrantFiled: September 25, 2019Date of Patent: December 7, 2021Assignee: Wistron CorporationInventors: Hui-Tao Liu, Chia-Hsin Liu, Fu-Chieh Hsu, Zhi-Tao Yu
-
Patent number: 10993346Abstract: A case module that is capable of installing a first electronic module and a second electronic module, includes a cage and a restraining component. The first electronic module can move relative to the cage to a first installation position along a first direction. The second electronic module can move relative to the cage to a second installation position along a second direction perpendicular to the first direction. When the first electronic module moves relative to the cage toward the first installation position along the first direction, the restraining component is driven to move relative to the cage toward a restraining position along the first direction. The second electronic module can be stopped by the restraining component when the restraining component is located at the restraining position.Type: GrantFiled: November 24, 2019Date of Patent: April 27, 2021Assignee: Wistron CorporationInventors: Yi-Sing Syu, Fu-Chieh Hsu
-
Publication number: 20210037668Abstract: A case module that is capable of installing a first electronic module and a second electronic module, includes a cage and a restraining component. The first electronic module can move relative to the cage to a first installation position along a first direction. The second electronic module can move relative to the cage to a second installation position along a second direction perpendicular to the first direction. When the first electronic module moves relative to the cage toward the first installation position along the first direction, the restraining component is driven to move relative to the cage toward a restraining position along the first direction. The second electronic module can be stopped by the restraining component when the restraining component is located at the restraining position.Type: ApplicationFiled: November 24, 2019Publication date: February 4, 2021Inventors: Yi-Sing Syu, Fu-Chieh Hsu
-
Publication number: 20200396859Abstract: A server apparatus includes a fixing mechanism and a holding casing having a fixing member. The fixing mechanism includes a containing casing having a guiding slot and an engaging hole, an actuator having a driving member and pivoted to the containing casing to be movable between a first position and a second position, and a driven structure. The driven structure has a driven member and a first slot and is slidable on the holding casing. When the engaging hole is engaged with the fixing member and the actuator moves to the first position, the driving member slides along the first slot to drive the driven structure to a mounting position, so as to slide the driven member along the guiding slot.Type: ApplicationFiled: September 25, 2019Publication date: December 17, 2020Inventors: HUI-TAO LIU, Chia-Hsin Liu, Fu-Chieh Hsu, ZHI-TAO YU
-
Publication number: 20160183117Abstract: An apparatus for throttling uplink data based on a temperature state is provided. The apparatus includes a temperature sensor, a processor and a memory. The temperature sensor senses an internal temperature of the apparatus. The memory is operatively coupled to the processor. The processor is configured to execute a program code stored in the memory to: compare the internal temperature to a corresponding temperature range according to a predetermined table of temperature ranges; and control a packet buffer to adjust a current data rate to a corresponding target data rate according to the comparison result.Type: ApplicationFiled: July 29, 2015Publication date: June 23, 2016Inventors: Fu-Chieh HSU, Pi-Yuan CHENG, Tsao-Jiang CHANG
-
Patent number: 8286119Abstract: A method for integrated circuit design includes providing a layout of an integrated circuit; determining key parameters of the integrated circuit; determining target values of the key parameters; and performing a first shrinkage of the layout using a first shrink percentage to generate a shrunk layout. The shrunk layout is evaluated by generating values of the key parameters from the shrunk layout. A portion of the values of the key parameters failing to meet respective ones of the target values is found. Guidelines for tuning manufacturing processes of the shrunk layout are provided, so that the portion of the values of the key parameters can meet the respective ones of the target values.Type: GrantFiled: November 12, 2009Date of Patent: October 9, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Fu-Chieh Hsu, Louis Chao-Chiuan Liu, Lee-Chung Lu, Yi-Kan Cheng
-
Patent number: 8030181Abstract: A fuse circuit is disclosed, which comprises at least one electrical fuse element having a resistance that changes after being stressed in an electromigration mode, a switching device serially coupled with the electrical fuse element in a predetermined path between a fuse programming power supply (VDDQ) and a low voltage power supply (GND) for selectively allowing a programming current passing through the electrical fuse element during a programming operation, and at least one peripheral circuit coupled to the VDDQ, wherein the peripheral circuit is active and draws current from the VDDQ during a fuse programming operation.Type: GrantFiled: September 14, 2010Date of Patent: October 4, 2011Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shine Chung, Fu-Lung Hsueh, Fu-Chieh Hsu
-
Publication number: 20100329061Abstract: A fuse circuit is disclosed, which comprises at least one electrical fuse element having a resistance that changes after being stressed in an electromigration mode, a switching device serially coupled with the electrical fuse element in a predetermined path between a fuse programming power supply (VDDQ) and a low voltage power supply (GND) for selectively allowing a programming current passing through the electrical fuse element during a programming operation, and at least one peripheral circuit coupled to the VDDQ, wherein the peripheral circuit is active and draws current from the VDDQ during a fuse programming operation.Type: ApplicationFiled: September 14, 2010Publication date: December 30, 2010Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shine Chung, Fu-Lung Hsueh, Fu-Chieh Hsu
-
Patent number: 7821041Abstract: A fuse circuit is disclosed, which comprises at least one electrical fuse element having a resistance that changes after being stressed in an electromigration mode, a switching device serially coupled with the electrical fuse element in a predetermined path between a fuse programming power supply (VDDQ) and a low voltage power supply (GND) for selectively allowing a programming current passing through the electrical fuse element during a programming operation, and at least one peripheral circuit coupled to the VDDQ, wherein the peripheral circuit is active and draws current from the VDDQ during a fuse programming operation.Type: GrantFiled: May 15, 2007Date of Patent: October 26, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shine Chung, Fu-Lung Hsueh, Fu-Chieh Hsu
-
Publication number: 20100199238Abstract: A method for integrated circuit design includes providing a layout of an integrated circuit; determining key parameters of the integrated circuit; determining target values of the key parameters; and performing a first shrinkage of the layout using a first shrink percentage to generate a shrunk layout. The shrunk layout is evaluated by generating values of the key parameters from the shrunk layout. A portion of the values of the key parameters failing to meet respective ones of the target values is found. Guidelines for tuning manufacturing processes of the shrunk layout are provided, so that the portion of the values of the key parameters can meet the respective ones of the target values.Type: ApplicationFiled: November 12, 2009Publication date: August 5, 2010Inventors: Fu-Chieh Hsu, Louis Chao-Chiuan Liu, Lee-Chung Lu, Yi-Kan Cheng
-
Patent number: 7634707Abstract: A method for error detection and correction (EDC) includes: generating a complete EDC code in response to a data packet; distributing the complete EDC code among the data packet to create a plurality of bytes, each including a data portion from the data packet and an EDC code portion from the complete EDC code; storing the bytes in a memory module; retrieving the bytes from the memory module; forwarding the data portions of the bytes retrieved from the memory module to a requesting device; providing the data portions of the bytes retrieved from the memory module to an EDC functional block; providing the EDC code portions of the bytes retrieved from the memory module to the EDC functional block; and performing error checking and correction in the EDC functional block upon receiving the complete EDC code from the provided EDC code portions.Type: GrantFiled: March 11, 2004Date of Patent: December 15, 2009Assignee: MoSys, Inc.Inventors: Wingyu Leung, Fu-Chieh Hsu
-
Patent number: 7505345Abstract: A circuit and method for providing a two phase word line pulse for use during access cycles in an SRAM memory with improved operating margins. A first and a second timing circuit are provided and a word line voltage suppression circuit is provided to reduce the voltage on the active word lines in a first phase of a word line pulse, and to allow the word lines to rise to a second, unsuppressed voltage in a second phase of the word line pulse, responsive to the first and second timing circuits. The first and second timing circuits observe the bit lines voltage discharge and provide control signals active when the bit lines are discharged past certain thresholds, these signals control the voltage suppression circuit. Operating margins for the SRAM are therefore improved. Methods for operating an SRAM using a two phase word line pulse are provided.Type: GrantFiled: June 11, 2007Date of Patent: March 17, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia Wei Wang, Cheng Hung Lee, Hung-Jen Liao, Fu-Chieh Hsu
-
Publication number: 20080283963Abstract: A fuse circuit is disclosed, which comprises at least one electrical fuse element having a resistance that changes after being stressed in an electromigration mode, a switching device serially coupled with the electrical fuse element in a predetermined path between a fuse programming power supply (VDDQ) and a low voltage power supply (GND) for selectively allowing a programming current passing through the electrical fuse element during a programming operation, and at least one peripheral circuit coupled to the VDDQ, wherein the peripheral circuit is active and draws current from the VDDQ during a fuse programming operation.Type: ApplicationFiled: May 15, 2007Publication date: November 20, 2008Inventors: Shine Chung, Fu-Lung Hsueh, Fu-Chieh Hsu
-
Publication number: 20080209303Abstract: A method for error detection and correction (EDC) includes: generating a complete EDC code in response to a data packet; distributing the complete EDC code among the data packet to create a plurality of bytes, each including a data portion from the data packet and an EDC code portion from the complete EDC code; storing the bytes in a memory module; retrieving the bytes from the memory module; forwarding the data portions of the bytes retrieved from the memory module to a requesting device; providing the data portions of the bytes retrieved from the memory module to an EDC functional block; providing the EDC code portions of the bytes retrieved from the memory module to the EDC functional block; and performing error checking and correction in the EDC functional block upon receiving the complete EDC code from the provided EDC code portions.Type: ApplicationFiled: March 6, 2008Publication date: August 28, 2008Applicant: MOSYS, INC.Inventors: Wingyu Leung, Fu-Chieh Hsu
-
Publication number: 20080106963Abstract: A circuit and method for providing a two phase word line pulse for use during access cycles in an SRAM memory with improved operating margins. A first and a second timing circuit are provided and a word line voltage suppression circuit is provided to reduce the voltage on the active word lines in a first phase of a word line pulse, and to allow the word lines to rise to a second, unsuppressed voltage in a second phase of the word line pulse, responsive to the first and second timing circuits. The first and second timing circuits observe the bit lines voltage discharge and provide control signals active when the bit lines are discharged past certain thresholds, these signals control the voltage suppression circuit. Operating margins for the SRAM are therefore improved. Methods for operating an SRAM using a two phase word line pulse are provided.Type: ApplicationFiled: June 11, 2007Publication date: May 8, 2008Inventors: Chia Wei Wang, Cheng Hung Lee, Hung-Jen Liao, Fu-Chieh Hsu
-
Publication number: 20080093645Abstract: An embedded memory system includes an array of dynamic random access memory (DRAM) cells, which are isolated with deep trench isolation, and logic transistors, which are isolated with shallow trench isolation. Each DRAM cell includes an access transistor and a capacitor structure. The capacitor structure is fabricated by forming a metal-dielectric-semiconductor (MOS) capacitor in a deep trench isolation region. A cavity is formed in the deep trench isolation, thereby exposing a sidewall region of the substrate. The sidewall region is doped, thereby forming one electrode of the cell capacitor. A gate dielectric layer is formed over the exposed sidewall, and a polysilicon layer is deposited over the resulting structure, thereby filling the cavity. The polysilicon layer is patterned to form the gate electrode of the access transistor and a capacitor electrode, which extends over the sidewall region and upper surface of the substrate.Type: ApplicationFiled: December 20, 2007Publication date: April 24, 2008Applicant: MOSYS, INC.Inventors: Dennis Sinitsky, Fu-Chieh Hsu
-
Patent number: 7353438Abstract: A memory system with transparent error correction circuitry provides full stuck-at fault coverage for both test data patterns and the corresponding error correction code (ECC) values. The memory system includes a semiconductor memory having a memory array, a memory interface and an error detection/correction unit. The memory array is configured to store test data patterns and corresponding error correction code (ECC) values. The memory interface is configured such that the ECC values are not directly accessible. The error detection/correction unit is configured to correct single-bit errors in the test data patterns and corresponding ECC values. A set of test data patterns associated with the semiconductor memory is selected such that any multiple-bit error in a test data pattern and the corresponding ECC value causes the error detection/correction unit to provide an output data pattern having an error, thereby rendering multiple-bit faults 100% detectable.Type: GrantFiled: August 20, 2003Date of Patent: April 1, 2008Assignee: MoSys, Inc.Inventors: Wingyu Leung, Kit Sang Tam, Mikolaj Tworek, Fu-Chieh Hsu