Patents by Inventor Fuad Badrieh
Fuad Badrieh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11984187Abstract: Methods and devices for dynamic allocation of a capacitive component in a memory device are described. A memory device may include one or more voltage rails for distributing supply voltages to a memory die. A memory device may include a capacitive component that may be dynamically coupled to a voltage rail based on an identification of an operating condition on the memory die, such as a voltage droop on the voltage rail. The capacitive component may be dynamically coupled with the voltage rail to maintain the supply voltage on the voltage rail during periods of high demand. The capacitive component may be dynamically switched between voltage rails during operation of the memory device based on operating conditions associated with the voltage rails.Type: GrantFiled: January 5, 2022Date of Patent: May 14, 2024Assignee: Micron Technology, Inc.Inventors: Fuad Badrieh, Thomas H. Kinsley, Baekkyu Choi
-
Patent number: 11966595Abstract: Methods, systems, and devices for power management for a memory device are described. An apparatus may include a memory die that includes a power management circuit. The power management circuit may provide a voltage for operating a set of memory dies of the apparatus based on a supply voltage received by the memory die. The voltage may be distributed to the set of memory dies in the apparatus.Type: GrantFiled: August 2, 2022Date of Patent: April 23, 2024Assignee: Micron Technology, Inc.Inventors: Thomas H. Kinsley, Baekkyu Choi, Fuad Badrieh
-
Patent number: 11967359Abstract: Methods, systems, and devices for varying a time average for feedback of a memory system are described. An apparatus may include a voltage supply, a memory array, and a regulator coupled with the voltage supply and memory array and configured to supply a first voltage received from the voltage supply to the memory array. The apparatus may also include a voltage sensor configured to measure a second voltage of the memory array and a digital feedback circuit coupled with the memory array and regulator and configured to generate feedback comprising information averaged over a duration based at least in part on the second voltage measured by the voltage sensor and to transmit an analog signal to the regulator based at least in part on the feedback.Type: GrantFiled: March 10, 2023Date of Patent: April 23, 2024Assignee: Micron Technology, Inc.Inventor: Fuad Badrieh
-
Publication number: 20240096425Abstract: Methods, systems, and devices for power regulation for memory systems are described. In one example, a memory system, such as a memory module, may include a substrate, and an input/output component coupled with the substrate and operable to communicate signals with a host system. The memory system may also include one or more memory devices coupled with the substrate and the input/output component and operable to store data for the host system. A memory device of the one or more memory devices may include a power management component in its package with one or more memory dies. The power management component may be coupled with the one or more memory dies, and feedback component, and may be operable to provide one or more supply voltages for the one or more memory dies based on one or more voltages associated with the memory system.Type: ApplicationFiled: July 5, 2023Publication date: March 21, 2024Inventors: Baekkyu Choi, Fuad Badrieh, Thomas H. Kinsley
-
Publication number: 20240077926Abstract: A memory device may include a pin for communicating feedback regarding a supply voltage to a power management component, such as a power management integrated circuit (PMIC). The memory device may bias the pin to a first voltage indicating that a supply voltage is within a target range. The memory device may subsequently determine that a supply voltage is outside the target range and transition the voltage at the pin from the first voltage to a second voltage indicating that the supply voltage is outside the target range. The memory device may select the second voltage based on whether the supply voltage is above or below the target range.Type: ApplicationFiled: July 5, 2023Publication date: March 7, 2024Inventors: Baekkyu Choi, Thomas H. Kinsley, Fuad Badrieh
-
Patent number: 11921560Abstract: Methods, systems, and devices for memory device power management are described. An apparatus may include a memory die that includes a power management circuit. The power management circuit may provide a voltage for operating one or more memory dies of the apparatus based on a supply voltage received by the memory die. The second voltage may be distributed to the one or more other memory dies in the apparatus.Type: GrantFiled: December 19, 2022Date of Patent: March 5, 2024Assignee: Micron Technology, Inc.Inventors: Thomas H. Kinsley, Baekkyu Choi, Fuad Badrieh
-
Publication number: 20240005978Abstract: Techniques, apparatus, and devices for managing power in a memory die are described. A memory die may include an array of memory cells and one or more voltage sensors. Each voltage sensor may be on the same substrate as the array of memory cells and may sense a voltage at a location associated with the array. The voltage sensors may generate one or more analog voltage signals that may be converted to one or more digital signals on the memory die. In some cases, the analog voltage signals may be converted to digital signals using an oscillator and a counter on the memory die. The digital signal may be provided to a power management integrated circuit (PMIC), which may adjust a voltage supplied to the array based on the digital signal.Type: ApplicationFiled: July 5, 2023Publication date: January 4, 2024Inventors: Fuad Badrieh, Thomas H. Kinsley, Baekkyu Choi
-
Patent number: 11775199Abstract: A voltage of a conductive line, such as a control line, a data line, or a voltage supply line associated with a memory die may be monitored. A frequency response of the voltage may be analyzed to determine if the conductive line may be operating at or near a specific frequency, such as a resonance frequency. If the conductive line is operating at or near the specific frequency, an action, such as a memory operation, may be performed to mitigate the resonance of the conductive line. The monitoring, analyzing, and action performing may be accomplished with circuitry of the memory die.Type: GrantFiled: January 20, 2021Date of Patent: October 3, 2023Assignee: Micron Technology, Inc.Inventor: Fuad Badrieh
-
Patent number: 11763874Abstract: Methods, systems, and devices for feedback for power management of a memory die using shorting are described. A memory device may short a first rail with a voltage source for communicating feedback regarding a supply voltage to a power management component, such as a power management integrated circuit of a memory system. The memory device may detect a condition of one or more voltage rails for delivering power coupled with the array of memory cells. The memory device may short a first rail of the network of components for delivering power with a voltage source based on detecting the condition. In some cases, the memory device may generate a feedback signal across the first rail of the network of components for delivering power based on shorting the first rail.Type: GrantFiled: September 21, 2021Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Baekkyu Choi, Thomas H. Kinsley, Fuad Badrieh
-
Patent number: 11749357Abstract: A memory device may include a pin for receiving a direct current (DC) voltage indicating an operating configuration setting of the memory device and for communicating an alternating current (AC) voltage signal that provides feedback to a power management component. The memory device may determine that a supply voltage is outside of a target range, and may drive the AC signal onto the pin based on determining that the supply voltage is outside the range. The pin may be coupled with a capacitive component the passes the AC signal and blocks the DC signal. The power management component may receive the capacitively coupled AC signal and may maintain or adjust the supply voltage based on the received AC signal.Type: GrantFiled: January 9, 2023Date of Patent: September 5, 2023Assignee: Micron Technology, Inc.Inventors: Baekkyu Choi, Fuad Badrieh, Thomas H. Kinsley
-
Patent number: 11726541Abstract: A memory device may include a pin for communicating feedback regarding a supply voltage to a power management component, such as a power management integrated circuit (PMIC). The memory device may bias the pin to a first voltage indicating that a supply voltage is within a target range. The memory device may subsequently determine that a supply voltage is outside the target range and transition the voltage at the pin from the first voltage to a second voltage indicating that the supply voltage is outside the target range. The memory device may select the second voltage based on whether the supply voltage is above or below the target range.Type: GrantFiled: October 15, 2021Date of Patent: August 15, 2023Assignee: Micron Technology, Inc.Inventors: Baekkyu Choi, Thomas H. Kinsley, Fuad Badrieh
-
Patent number: 11721401Abstract: Methods, systems, and devices for power regulation for memory systems are described. In one example, a memory system, such as a memory module, may include a substrate, and an input/output component coupled with the substrate and operable to communicate signals with a host system. The memory system may also include one or more memory devices coupled with the substrate and the input/output component and operable to store data for the host system. A memory device of the one or more memory devices may include a power management component in its package with one or more memory dies. The power management component may be coupled with the one or more memory dies, and feedback component, and may be operable to provide one or more supply voltages for the one or more memory dies based on one or more voltages associated with the memory system.Type: GrantFiled: July 29, 2022Date of Patent: August 8, 2023Assignee: Micron Technology, Inc.Inventors: Baekkyu Choi, Fuad Badrieh, Thomas H. Kinsley
-
Patent number: 11721386Abstract: Techniques, apparatus, and devices for managing power in a memory die are described. A memory die may include an array of memory cells and one or more voltage sensors. Each voltage sensor may be on the same substrate as the array of memory cells and may sense a voltage at a location associated with the array. The voltage sensors may generate one or more analog voltage signals that may be converted to one or more digital signals on the memory die. In some cases, the analog voltage signals may be converted to digital signals using an oscillator and a counter on the memory die. The digital signal may be provided to a power management integrated circuit (PMIC), which may adjust a voltage supplied to the array based on the digital signal.Type: GrantFiled: September 9, 2021Date of Patent: August 8, 2023Assignee: Micron Technology, Inc.Inventors: Fuad Badrieh, Thomas H. Kinsley, Baekkyu Choi
-
Publication number: 20230215488Abstract: Methods, systems, and devices for varying a time average for feedback of a memory system are described. An apparatus may include a voltage supply, a memory array, and a regulator coupled with the voltage supply and memory array and configured to supply a first voltage received from the voltage supply to the memory array. The apparatus may also include a voltage sensor configured to measure a second voltage of the memory array and a digital feedback circuit coupled with the memory array and regulator and configured to generate feedback comprising information averaged over a duration based at least in part on the second voltage measured by the voltage sensor and to transmit an analog signal to the regulator based at least in part on the feedback.Type: ApplicationFiled: March 10, 2023Publication date: July 6, 2023Inventor: Fuad Badrieh
-
Patent number: 11636891Abstract: Methods, systems, and devices for varying a time average for feedback of a memory system are described. An apparatus may include a voltage supply, a memory array, and a regulator coupled with the voltage supply and memory array and configured to supply a first voltage received from the voltage supply to the memory array. The apparatus may also include a voltage sensor configured to measure a second voltage of the memory array and a digital feedback circuit coupled with the memory array and regulator and configured to generate feedback comprising information averaged over a duration based at least in part on the second voltage measured by the voltage sensor and to transmit an analog signal to the regulator based at least in part on the feedback.Type: GrantFiled: April 28, 2021Date of Patent: April 25, 2023Assignee: Micron Technology, Inc.Inventor: Fuad Badrieh
-
Publication number: 20230118893Abstract: Methods, systems, and devices for memory device power management are described. An apparatus may include a memory die that includes a power management circuit. The power management circuit may provide a voltage for operating one or more memory dies of the apparatus based on a supply voltage received by the memory die. The second voltage may be distributed to the one or more other memory dies in the apparatus.Type: ApplicationFiled: December 19, 2022Publication date: April 20, 2023Inventors: Thomas H. Kinsley, Baekkyu Choi, Fuad Badrieh
-
Patent number: 11574687Abstract: A memory device may include a pin for receiving a direct current (DC) voltage indicating an operating configuration setting of the memory device and for communicating an alternating current (AC) voltage signal that provides feedback to a power management component. The memory device may determine that a supply voltage is outside of a target range, and may drive the AC signal onto the pin based on determining that the supply voltage is outside the range. The pin may be coupled with a capacitive component the passes the AC signal and blocks the DC signal. The power management component may receive the capacitively coupled AC signal and may maintain or adjust the supply voltage based on the received AC signal.Type: GrantFiled: October 29, 2021Date of Patent: February 7, 2023Assignee: Micron Technology, Inc.Inventors: Baekkyu Choi, Fuad Badrieh, Thomas H. Kinsley
-
Patent number: 11568915Abstract: Methods, systems, and devices for voltage adjustment of memory dies based on weighted feedback are described. A supply voltage may be measured at various areas of a memory die, weights may be applied to the measured voltages based on the area from which the particular voltage was measured. The supply voltage may be adjusted based on the weighted signals. The signals may be weighted using digital or analog techniques. Different durations of time in which oscillations from an oscillator circuit are counted may provide weighting for a signal. Weights applied to the signals may be dynamically adjusted, which may allow the weights to be tuned or changed based on changes to operating conditions of the memory dies.Type: GrantFiled: May 10, 2021Date of Patent: January 31, 2023Assignee: Micron Technology, Inc.Inventors: Fuad Badrieh, Thomas H. Kinsley, Baekkyu Choi
-
Patent number: 11561597Abstract: Methods, systems, and devices for memory device power management are described. An apparatus may include a memory die that includes a power management circuit. The power management circuit may provide a voltage for operating one or more memory dies of the apparatus based on a supply voltage received by the memory die. The second voltage may be distributed to the one or more other memory dies in the apparatus.Type: GrantFiled: December 2, 2020Date of Patent: January 24, 2023Assignee: Micron Technology, Inc.Inventors: Thomas H. Kinsley, Baekkyu Choi, Fuad Badrieh
-
Publication number: 20230018622Abstract: Methods, systems, and devices for power management for a memory device are described. An apparatus may include a memory die that includes a power management circuit. The power management circuit may provide a voltage for operating a set of memory dies of the apparatus based on a supply voltage received by the memory die. The voltage may be distributed to the set of memory dies in the apparatus.Type: ApplicationFiled: August 2, 2022Publication date: January 19, 2023Inventors: Thomas H. Kinsley, Baekkyu Choi, Fuad Badrieh