Patents by Inventor Fuminori Morisawa
Fuminori Morisawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10044330Abstract: A power amplifier module includes a first current source that outputs a first current corresponding to a level control voltage for controlling a signal level of an amplified signal, a second current source that outputs a second current corresponding to the level control voltage, a first transistor in which an input signal and a first bias current are supplied to a base and an emitter is grounded, a second transistor in which an emitter is connected to a collector of the first transistor, the second current is supplied to a base, and a first amplified signal obtained by amplifying the input signal is output from a collector, and a third transistor in which the first current is supplied to a collector, a bias control current or voltage is supplied to a base, and the first bias current is supplied from an emitter to the base of the first transistor.Type: GrantFiled: September 20, 2017Date of Patent: August 7, 2018Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Shota Ishihara, Seiko Ono, Yusuke Shimamune, Fuminori Morisawa, Shizuki Nakajima, Yuri Honda, Kazuhiro Koshio, Masato Sato
-
Patent number: 10020786Abstract: Provided is a power amplification module that includes: an amplification transistor that has a constant power supply voltage supplied to a collector thereof, a bias current supplied to a base thereof and that amplifies an input signal input to the base thereof and outputs an amplified signal from the collector thereof; a first current source that outputs a first current that corresponds to a level control voltage that is for controlling a signal level of the amplified signal; and a bias transistor that has the first current supplied to a collector thereof, a bias control voltage connected to a base thereof and that outputs the bias current from an emitter thereof.Type: GrantFiled: July 5, 2016Date of Patent: July 10, 2018Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Shota Ishihara, Yusuke Shimamune, Takashi Soga, Fuminori Morisawa, Seiko Ono, Tetsuaki Adachi
-
Publication number: 20180152151Abstract: Provided is a bias control circuit that includes: a reference voltage circuit that generates a reference voltage; a resistor; a temperature dependent current generating circuit that generates a temperature dependent current, which changes depending on temperature, on the basis of the reference voltage and that supplies the temperature dependent current to one end of the resistor; a reference voltage buffer circuit that applies the reference voltage to the other end of the resistor; a constant current generating circuit that generates a constant current, which is for driving the reference voltage buffer circuit, on the basis of the reference voltage and that supplies the constant current to the other end of the resistor; and a bias generating circuit that generates a bias voltage or a bias current for a power amplification circuit on the basis of the voltage at the one end of the resistor.Type: ApplicationFiled: January 15, 2018Publication date: May 31, 2018Inventors: Yoshiaki HARASAWA, Fuminori MORISAWA
-
Publication number: 20180102742Abstract: Provided is a current output circuit that includes: a first FET that has a power supply voltage supplied to a source thereof, that has a first voltage supplied to a gate thereof and that outputs a first current from a drain thereof; a second FET that has the power supply voltage supplied to a source thereof, that has the first voltage supplied to a gate thereof and that outputs an output current from a drain thereof; a first control circuit that controls the first voltage such that the first current comes to be at a target level; and a second control circuit that performs control such that a drain voltage of the first FET and a drain voltage of the second FET are made equal to each other.Type: ApplicationFiled: December 13, 2017Publication date: April 12, 2018Inventors: Yusuke SHIMAMUNE, Satoshi TANAKA, Takayuki TSUTSUI, Hayato NAKAMURA, Kazuhito NAKAI, Fuminori MORISAWA
-
Publication number: 20180083581Abstract: A power amplifier module includes a first current source that outputs a first current corresponding to a level control voltage for controlling a signal level of an amplified signal, a second current source that outputs a second current corresponding to the level control voltage, a first transistor in which an input signal and a first bias current are supplied to a base and an emitter is grounded, a second transistor in which an emitter is connected to a collector of the first transistor, the second current is supplied to a base, and a first amplified signal obtained by amplifying the input signal is output from a collector, and a third transistor in which the first current is supplied to a collector, a bias control current or voltage is supplied to a base, and the first bias current is supplied from an emitter to the base of the first transistor.Type: ApplicationFiled: September 20, 2017Publication date: March 22, 2018Inventors: Shota ISHIHARA, Seiko ONO, Yusuke SHIMAMUNE, Fuminori MORISAWA, Shizuki NAKAJIMA, Yuri HONDA, Kazuhiro KOSHIO, Masato SATO
-
Patent number: 9912300Abstract: Provided is a bias control circuit that includes: a reference voltage circuit that generates a reference voltage; a resistor; a temperature dependent current generating circuit that generates a temperature dependent current, which changes depending on temperature, on the basis of the reference voltage and that supplies the temperature dependent current to one end of the resistor; a reference voltage buffer circuit that applies the reference voltage to the other end of the resistor; a constant current generating circuit that generates a constant current, which is for driving the reference voltage buffer circuit, on the basis of the reference voltage and that supplies the constant current to the other end of the resistor; and a bias generating circuit that generates a bias voltage or a bias current for a power amplification circuit on the basis of the voltage at the one end of the resistor.Type: GrantFiled: February 17, 2017Date of Patent: March 6, 2018Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Yoshiaki Harasawa, Fuminori Morisawa
-
Patent number: 9882533Abstract: Provided is a current output circuit that includes: a first FET that has a power supply voltage supplied to a source thereof, that has a first voltage supplied to a gate thereof and that outputs a first current from a drain thereof; a second FET that has the power supply voltage supplied to a source thereof, that has the first voltage supplied to a gate thereof and that outputs an output current from a drain thereof; a first control circuit that controls the first voltage such that the first current comes to be at a target level; and a second control circuit that performs control such that a drain voltage of the first FET and a drain voltage of the second FET are made equal to each other.Type: GrantFiled: September 23, 2016Date of Patent: January 30, 2018Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Yusuke Shimamune, Satoshi Tanaka, Takayuki Tsutsui, Hayato Nakamura, Kazuhito Nakai, Fuminori Morisawa
-
Publication number: 20170179892Abstract: Provided is a bias control circuit that includes: a reference voltage circuit that generates a reference voltage; a resistor; a temperature dependent current generating circuit that generates a temperature dependent current, which changes depending on temperature, on the basis of the reference voltage and that supplies the temperature dependent current to one end of the resistor; a reference voltage buffer circuit that applies the reference voltage to the other end of the resistor; a constant current generating circuit that generates a constant current, which is for driving the reference voltage buffer circuit, on the basis of the reference voltage and that supplies the constant current to the other end of the resistor; and a bias generating circuit that generates a bias voltage or a bias current for a power amplification circuit on the basis of the voltage at the one end of the resistor.Type: ApplicationFiled: February 17, 2017Publication date: June 22, 2017Inventors: Yoshiaki HARASAWA, Fuminori MORISAWA
-
Publication number: 20170099033Abstract: Provided is a current output circuit that includes: a first FET that has a power supply voltage supplied to a source thereof, that has a first voltage supplied to a gate thereof and that outputs a first current from a drain thereof; a second FET that has the power supply voltage supplied to a source thereof, that has the first voltage supplied to a gate thereof and that outputs an output current from a drain thereof; a first control circuit that controls the first voltage such that the first current comes to be at a target level; and a second control circuit that performs control such that a drain voltage of the first FET and a drain voltage of the second FET are made equal to each other.Type: ApplicationFiled: September 23, 2016Publication date: April 6, 2017Inventors: Yusuke SHIMAMUNE, Satoshi TANAKA, Takayuki TSUTSUI, Hayato NAKAMURA, Kazuhito NAKAI, Fuminori MORISAWA
-
Publication number: 20170019082Abstract: Provided is a power amplification module that includes: an amplification transistor that has a constant power supply voltage supplied to a collector thereof, a bias current supplied to a base thereof and that amplifies an input signal input to the base thereof and outputs an amplified signal from the collector thereof; a first current source that outputs a first current that corresponds to a level control voltage that is for controlling a signal level of the amplified signal; and a bias transistor that has the first current supplied to a collector thereof, a bias control voltage connected to a base thereof and that outputs the bias current from an emitter thereof.Type: ApplicationFiled: July 5, 2016Publication date: January 19, 2017Inventors: Shota Ishihara, Yusuke Shimamune, Takashi Soga, Fuminori Morisawa, Seiko Ono, Tetsuaki Adachi
-
Patent number: 9436204Abstract: A band-gap referenced voltage circuit with smaller parasitic resistance which brings reduced band-gap error is disclosed. This reduced error stems from the unique configuration of stacked diode and a shorter wiring line to a resistor. The band-gap referenced voltage circuit includes two diodes, an operational amplifier with non-inverting and inverting inputs and an output for the band-gap voltage output, and three resistors. Employing the stacked configuration of the diode with the top anode electrode, the wiring line which connects the non-inverting input of the operational amplifier and the voltage reference diode is made short. Then the resistance of the wiring line, called also parasitic resistance, would be small.Type: GrantFiled: August 3, 2015Date of Patent: September 6, 2016Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Terukazu Nagakura, Tadashi Matsuoka, Fuminori Morisawa
-
Publication number: 20160062382Abstract: A band-gap referenced voltage circuit with smaller parasitic resistance which brings reduced band-gap error is disclosed. This reduced error stems from the unique configuration of stacked diode and a shorter wiring line to a resistor. The band-gap referenced voltage circuit includes two diodes, an operational amplifier with non-inverting and inverting inputs and an output for the band-gap voltage output, and three resistors. Employing the stacked configuration of the diode with the top anode electrode, the wiring line which connects the non-inverting input of the operational amplifier and the voltage reference diode is made short. Then the resistance of the wiring line, called also parasitic resistance, would be small.Type: ApplicationFiled: August 3, 2015Publication date: March 3, 2016Inventors: Terukazu Nagakura, Tadashi Matsuoka, Fuminori Morisawa
-
Patent number: 9166531Abstract: The invention provides a semiconductor integrated circuit device and a high-frequency power amplifier module capable of reducing variations in the transmission power characteristics. The semiconductor integrated circuit device and the high-frequency power amplifier module each include, for example, a bandgap reference circuit, a regulator circuit, and a reference-voltage correction circuit which is provided between the bandgap reference circuit and the regulator circuit and which includes a unity gain buffer. The reference-voltage correction circuit corrects variations in a bandgap voltage from the bandgap reference circuit. The reference-voltage correction circuit includes first to third resistance paths having mutually different resistance values, and corrects the variations by selectively supplying a current which reflects an output voltage of the unity gain buffer to any one of the first to third resistance paths.Type: GrantFiled: December 5, 2012Date of Patent: October 20, 2015Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Masanori Iijima, Fuminori Morisawa
-
Publication number: 20140347130Abstract: The invention provides a semiconductor integrated circuit device and a high-frequency power amplifier module capable of reducing variations in the transmission power characteristics. The semiconductor integrated circuit device and the high-frequency power amplifier module each include, for example, a bandgap reference circuit, a regulator circuit, and a reference-voltage correction circuit which is provided between the bandgap reference circuit and the regulator circuit and which includes a unity gain buffer. The reference-voltage correction circuit corrects variations in a bandgap voltage from the bandgap reference circuit. The reference-voltage correction circuit includes first to third resistance paths having mutually different resistance values, and corrects the variations by selectively supplying a current which reflects an output voltage of the unity gain buffer to any one of the first to third resistance paths.Type: ApplicationFiled: December 5, 2012Publication date: November 27, 2014Applicant: Murata Manufacturing Co., Ltd.Inventors: Masanori Iijima, Fuminori Morisawa
-
Patent number: 8519796Abstract: There is provided a bias circuit including a power amplifier in which influence of variation of a gate length L is reduced and variation of a gain among products is low. Two NPN- and PNP-type current mirror circuits 101 (NPN type) and 102 (PNP type) are inserted on an input side of a bias circuit 103. It is designed that a gate length of a transistor Q1 on an output side of the current mirror circuit 101 is longer than that of the other transistor. In this manner, even when an error is generated, influence of the error can be suppressed to be small.Type: GrantFiled: September 30, 2009Date of Patent: August 27, 2013Assignee: Murata Manufacturing Co., Ltd.Inventors: Satoshi Tanaka, Fuminori Morisawa, Makoto Tabei
-
Patent number: 8471631Abstract: There is provided a bias circuit that can operate even at low voltage and control a current reflecting a change in drain voltage. A first current mirror circuit for feeding back a drain terminal current of an FET which receives an output of an operational amplifier at a gate terminal to an input terminal of the operational amplifier and a second current mirror circuit are coupled in parallel. A variable voltage is coupled to the first current mirror circuit, and a fixed voltage is coupled to the second current mirror circuit. Even if the variable voltage becomes lower than the threshold voltage of FETs configuring the first current mirror circuit, the second current mirror circuit feeds back the current to the input terminal of the operational amplifier with reliability.Type: GrantFiled: April 19, 2011Date of Patent: June 25, 2013Assignee: Murata Manufacturing Co., Ltd.Inventors: Satoshi Tanaka, Fuminori Morisawa, Makoto Tabei
-
Publication number: 20120176198Abstract: There is provided a bias circuit including a power amplifier in which influence of variation of a gate length L is reduced and variation of a gain among products is low. Two NPN- and PNP-type current mirror circuits 101 (NPN type) and 102 (PNP type) are inserted on an input side of a bias circuit 103. It is designed that a gate length of a transistor Q1 on an output side of the current mirror circuit 101 is longer than that of the other transistor. In this manner, even when an error is generated, influence of the error can be suppressed to be small.Type: ApplicationFiled: September 30, 2009Publication date: July 12, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Satoshi Tanaka, Fuminori Morisawa, Makoto Tabei
-
Patent number: 8183925Abstract: A high-frequency power amplifier which can reduce a variation of power gain due to the dependence on gate length of a power amplification field effect transistor is provided. The high-frequency power amplifier comprises, over a semiconductor chip, a bias control circuit, a bias transistor and an amplification transistor which are coupled so as to configure a current mirror circuit, and a gate length monitor circuit comprising a replicating transistor. The amplification transistor amplifies an RF signal and a bias current of the bias control circuit is supplied to the bias transistor. The transistors are fabricated by the same semiconductor manufacturing process, and have the same variation of gate length. The gate length monitor circuit generates a detection voltage depending on the gate length. According to the detection voltage, the bias control circuit controls the bias current, thereby compensating the gate length dependence of transconductance of the amplification transistor.Type: GrantFiled: February 17, 2011Date of Patent: May 22, 2012Assignee: Renesas Electronics CorporationInventors: Ikuma Ohta, Norio Hayashi, Takayuki Tsutsui, Fuminori Morisawa, Masatoshi Hase
-
Publication number: 20110260796Abstract: There is provided a bias circuit that can operate even at low voltage and control a current reflecting a change in drain voltage. A first current mirror circuit for feeding back a drain terminal current of an FET which receives an output of an operational amplifier at a gate terminal to an input terminal of the operational amplifier and a second current mirror circuit are coupled in parallel. A variable voltage is coupled to the first current mirror circuit, and a fixed voltage is coupled to the second current mirror circuit. Even if the variable voltage becomes lower than the threshold voltage of FETs configuring the first current mirror circuit, the second current mirror circuit feeds back the current to the input terminal of the operational amplifier with reliability.Type: ApplicationFiled: April 19, 2011Publication date: October 27, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Satoshi TANAKA, Fuminori MORISAWA, Makoto TABEI
-
Publication number: 20110210795Abstract: A high-frequency power amplifier which can reduce a variation of power gain due to the dependence on gate length of a power amplification field effect transistor is provided. The high-frequency power amplifier comprises, over a semiconductor chip, a bias control circuit, a bias transistor and an amplification transistor which are coupled so as to configure a current mirror circuit, and a gate length monitor circuit comprising a replicating transistor. The amplification transistor amplifies an RF signal and a bias current of the bias control circuit is supplied to the bias transistor. The transistors are fabricated by the same semiconductor manufacturing process, and have the same variation of gate length. The gate length monitor circuit generates a detection voltage depending on the gate length. According to the detection voltage, the bias control circuit controls the bias current, thereby compensating the gate length dependence of transconductance of the amplification transistor.Type: ApplicationFiled: February 17, 2011Publication date: September 1, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Ikuma OHTA, Norio HAYASHI, Takayuki TSUTSUI, Fuminori MORISAWA, Masatoshi HASE