Patents by Inventor Geraint North
Geraint North has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9817733Abstract: A data processing system provides checkpoint high-available for an application in a virtualized environment with reduced network demands. An application executes on a primary host machine comprising a first virtual machine. A virtualization module receives a designation from the application of a portion of the memory of the first virtual machine as purgeable memory, where the purgeable memory can be reconstructed by the application when the purgeable memory is unavailable. Changes are tracked to a processor state and to a remaining portion that is not purgeable memory and the changes are periodically forwarded at checkpoints to a secondary host machine. In response to an occurrence of a failure condition on the first virtual machine, the secondary host machine is signaled to continue execution of the application by using the forwarded changes to the remaining portion of the memory and by reconstructing the purgeable memory.Type: GrantFiled: October 5, 2011Date of Patent: November 14, 2017Assignee: International Business Machines CorporationInventors: James Mulcahy, Geraint North
-
Patent number: 9813305Abstract: System, method, and computer program product to display the status of tags applied to objects in a cloud computing environment, by comparing an attribute of an object to a criterion of a tag applied to the object, wherein the object is part of the cloud computing environment, and outputting for display a graphical representation of the tag, wherein the graphical representation comprises a text of the tag and an indication of a result of the comparison.Type: GrantFiled: August 5, 2014Date of Patent: November 7, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Randal L. Bertram, Gregory R. Hintermeister, Geraint North, Paul B. Tippett
-
Patent number: 9563451Abstract: In an approach to allocating hypervisor resources for virtual machine deployment, one or more computer processors determine one or more hierarchically grouped computing resources within a hypervisor. The one or more computer processors receive a selection of one or more hierarchically grouped computing resources. The one or more computer processors apply deployment constraints for a workload to the selected one or more hierarchically grouped computing resources. The one or more computer processors determine, based, at least in part, on the deployment constraints for the workload, one or more computing resources from the one or more hierarchically grouped computing resources.Type: GrantFiled: June 11, 2014Date of Patent: February 7, 2017Assignee: International Business Mashines CorporationInventors: Gregory R. Hintermeister, Geraint North, Carl C. Pecinovsky
-
Patent number: 9524244Abstract: Disclosed is a system for controlling write actions to a plurality of data storage devices, the system comprising a plurality of write caches, wherein each cache is associated with a set of said data storage devices; and a controller adapted to issue write permissions to said data storage devices, said write permissions including a permission to perform a data destage operation from a cache to a data storage device; wherein each cache has a first performance score expressed as the difference between the number of data destage operations said cache has in flight and the maximum number of data destage actions said cache is permitted to issue in parallel; and wherein the controller is adapted to offer a data destage operation permission to the cache in said plurality of caches associated with the highest first performance score.Type: GrantFiled: October 6, 2014Date of Patent: December 20, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Ian Boden, Geraint North, Lee J. Sanders, David Sherwood
-
Patent number: 9519502Abstract: A computer system comprises a processor unit arranged to run a hypervisor running one or more virtual machines, a cache connected to the processor unit and comprising a plurality of cache rows, each cache row comprising a memory address, a cache line and an image modification flag and a memory connected to the cache and arranged to store an image of at least one virtual machine. The processor unit is arranged to define a log in the memory and the cache further comprises a cache controller arranged to set the image modification flag for a cache line modified by a virtual machine being backed up, periodically check the image modification flags and write only the memory address of the flagged cache rows in the defined log. The processor unit is further arranged to monitor the free space available in the defined log and to trigger an interrupt if the free space available falls below a specific amount.Type: GrantFiled: November 20, 2014Date of Patent: December 13, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Guy L. Guthrie, Naresh Nayar, Geraint North, William J. Starke, Albert J. Van Norstrand, Jr.
-
Patent number: 9448895Abstract: A technique for failure monitoring and recovery of a first application executing on a first virtual machine includes storing machine state information during execution of the first virtual machine at predetermined checkpoints. An error message that includes an application error state at a failure point of the first application is received, by a hypervisor, from the first application. The first virtual machine is stopped in response to the error message. The hypervisor creates a second virtual machine and a second application from the stored machine state information that are copies of the first virtual machine and the first application. The second virtual machine and the second application are configured to execute from a checkpoint preceding the failure point. In response to receipt of a failure interrupt by the second application, one or more recovery processes are initiated in an attempt to avert the failure point.Type: GrantFiled: April 16, 2012Date of Patent: September 20, 2016Assignee: International Business Machines CorporationInventor: Geraint North
-
Patent number: 9417896Abstract: In an approach to allocating hypervisor resources for virtual machine deployment, one or more computer processors determine one or more hierarchically grouped computing resources within a hypervisor. The one or more computer processors receive a selection of one or more hierarchically grouped computing resources. The one or more computer processors apply deployment constraints for a workload to the selected one or more hierarchically grouped computing resources. The one or more computer processors determine, based, at least in part, on the deployment constraints for the workload, one or more computing resources from the one or more hierarchically grouped computing resources.Type: GrantFiled: May 19, 2014Date of Patent: August 16, 2016Assignee: International Business Machines CorporationInventors: Gregory R. Hintermeister, Geraint North, Carl C. Pecinovsky
-
Publication number: 20160217045Abstract: A computer system comprises a processor unit arranged to run a hypervisor running one or more virtual machines; a cache connected to the processor unit and comprising a plurality of cache rows, each cache row comprising a memory address, a cache line and an image modification flag; and a memory connected to the cache and arranged to store an image of at least one virtual machine. The processor unit is arranged to define a log in the memory and the cache further comprises a cache controller arranged to set the image modification flag for a cache line modified by a virtual machine being backed up, but not for a cache line modified by the hypervisor operating in privilege mode; periodically check the image modification flags; and write only the memory address of the flagged cache rows in the defined log.Type: ApplicationFiled: February 19, 2016Publication date: July 28, 2016Inventors: GUY LYNN GUTHRIE, NARESH NAYAR, GERAINT NORTH, HUGH SHEN, WILLIAM STARKE, PHILLIP WILLIAMS
-
Publication number: 20160210197Abstract: A computer system comprises a processor unit arranged to run a hypervisor running one or more virtual machines; a cache connected to the processor unit and comprising a plurality of cache rows, each cache row comprising a memory address, a cache line and an image modification flag; and a memory connected to the cache and arranged to store an image of at least one virtual machine. The processor unit is arranged to define a log in the memory and the cache further comprises a cache controller arranged to set the image modification flag for a cache line modified by a virtual machine being backed up, but not for a cache line modified by the hypervisor operating in privilege mode; periodically check the image modification flags; and write only the memory address of the flagged cache rows in the defined log.Type: ApplicationFiled: February 19, 2016Publication date: July 21, 2016Inventors: GUY LYNN GUTHRIE, NARESH NAYAR, GERAINT NORTH, HUGH SHEN, WILLIAM STARKE, PHILLIP WILLIAMS
-
Publication number: 20160170881Abstract: A computer system comprises a processor unit arranged to run a hypervisor running one or more virtual machines; a cache connected to the processor unit and comprising a plurality of cache rows, each cache row comprising a memory address, a cache line and an image modification flag; and a memory connected to the cache and arranged to store an image of at least one virtual machine. The processor unit is arranged to define a log in the memory and the cache further comprises a cache controller arranged to set the image modification flag for a cache line modified by a virtual machine being backed up, but not for a cache line modified by the hypervisor operating in privilege mode; periodically check the image modification flags; and write only the memory address of the flagged cache rows in the defined log.Type: ApplicationFiled: July 3, 2014Publication date: June 16, 2016Inventors: GUY LYNN GUTHRIE, NARESH NAYAR, GERAINT NORTH, HUGH SHEN, WILLIAM STARKE, PHILLIP WILLIAMS
-
Publication number: 20160154663Abstract: A computer system comprises a processor unit arranged to run a hypervisor running one or more virtual machines; a cache connected to the processor unit and comprising a plurality of cache rows, each cache row comprising a memory address, a cache line and an image modification flag; and a memory connected to the cache and arranged to store an image of at least one virtual machine. The processor unit is arranged to define a log in the memory and the cache further comprises a cache controller arranged to set the image modification flag for a cache line modified by a virtual machine being backed up, but not for a cache line modified by the hypervisor operating in privilege mode; periodically check the image modification flags; and write only the memory address of the flagged cache rows in the defined log.Type: ApplicationFiled: July 2, 2014Publication date: June 2, 2016Inventors: GUY LYNN GUTHRIE, NARESH NAYAR, GERAINT NORTH, HUGH SHEN, WILLIAM STARKE, PHILLIP WILLIAMS
-
Patent number: 9298463Abstract: A processing apparatus supports execution of executable computer program code, wherein non-instruction data is read from and written to a first address space, while executable instructions are fetched from a second address space. Preferably, the processing apparatus supports execution of a modified or enhanced computer program. The programs and user interfaces in the first address space see only the unmodified first program in the first address space and cannot detect the modified or enhanced program in the second address space.Type: GrantFiled: July 13, 2014Date of Patent: March 29, 2016Assignee: International Business Machines CorporationInventor: Geraint North
-
Patent number: 9280465Abstract: A technique of operating a data processing system, includes logging addresses for cache lines modified by a producer core in a data array of a producer cache to create a high-availability (HA) log for the producer core. The technique also includes moving the HA log directly from the producer cache to a consumer cache of a consumer core and moving HA data associated with the addresses of the HA log directly from the producer cache to the consumer cache. The HA log corresponds to a cache line that includes multiple of the addresses. Finally, the technique includes processing, by the consumer core, the HA log and the HA data for the data processing system.Type: GrantFiled: October 8, 2013Date of Patent: March 8, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Guy Lynn Guthrie, Steven R. Kunkel, Hien Minh Le, Geraint North, William J. Starke
-
Patent number: 9274952Abstract: A technique of operating a data processing system includes logging addresses for cache lines modified by a producer core in a data array of a producer cache to create a high-availability (HA) log for the producer core. The technique also includes moving the HA log directly from the producer cache to a consumer cache of a consumer core and moving HA data associated with the addresses of the HA log directly from the producer cache to the consumer cache. The HA log corresponds to a cache line that includes multiple of the addresses. Finally, the technique includes processing, by the consumer core, the HA log and the HA data for the data processing system.Type: GrantFiled: January 31, 2014Date of Patent: March 1, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Guy Lynn Guthrie, Steven R. Kunkel, Hien Minh Le, Geraint North, William J. Starke
-
Publication number: 20160043904Abstract: System, method, and computer program product to display the status of tags applied to objects in a cloud computing environment, by comparing an attribute of an object to a criterion of a tag applied to the object, wherein the object is part of the cloud computing environment, and outputting for display a graphical representation of the tag, wherein the graphical representation comprises a text of the tag and an indication of a result of the comparison.Type: ApplicationFiled: August 5, 2014Publication date: February 11, 2016Inventors: Randal L. Bertram, Gregory R. Hintermeister, Geraint North, Paul B. TIPPETT
-
Publication number: 20160042031Abstract: Methods to tag objects in a cloud computing environment, by tagging an object with a first tag, of a plurality of tags, wherein each of the plurality of tags specifies a respective criterion for objects tagged by each tag, and upon determining that the object not satisfy the criterion of the first tag, performing an action associated with the first tag to modify the object to meet the criterion of the first tag.Type: ApplicationFiled: September 26, 2014Publication date: February 11, 2016Inventors: Randal L. BERTRAM, Gregory R. HINTERMEISTER, Geraint NORTH, Paul B. TIPPETT
-
Publication number: 20160042040Abstract: Method to display the status of tags applied to objects in a cloud computing environment, by comparing an attribute of an object to a criterion of a tag applied to the object, wherein the object is part of the cloud computing environment, and outputting for display a graphical representation of the tag, wherein the graphical representation comprises a text of the tag and an indication of a result of the comparison.Type: ApplicationFiled: September 26, 2014Publication date: February 11, 2016Inventors: Randal L. BERTRAM, Gregory R. HINTERMEISTER, Geraint NORTH, Paul B. TIPPETT
-
Publication number: 20160042030Abstract: Systems, methods, and computer program products to tag objects in a cloud computing environment, by tagging an object with a first tag, of a plurality of tags, wherein each of the plurality of tags specifies a respective criterion for objects tagged by each tag, and upon determining that the object not satisfy the criterion of the first tag, performing an action associated with the first tag to modify the object to meet the criterion of the first tag.Type: ApplicationFiled: August 5, 2014Publication date: February 11, 2016Inventors: Randal L. Bertram, Gregory R. Hintermeister, Geraint North, Paul B. Tippett
-
Patent number: 9244826Abstract: Profile properties in a partition profile are user-configurable through a management entity such as a management console. A partition manager calculates a secondary processing unit entitlement for a logical partition based in part on a secondary processing unit mode property in the partition profile. The secondary processing unit entitlement may be smaller than a primary processing unit entitlement for the logical partition. The partition manager reserves processing units from a secondary shared processor pool equal to the logical partition's secondary entitlement for the logical partition. The primary and secondary processing unit entitlements may be stored in primary and secondary configuration data structures associated with the logical partition. The partition manager may relocate the logical partition to the secondary shared processor pool in response to a predetermined condition.Type: GrantFiled: March 15, 2013Date of Patent: January 26, 2016Assignee: International Business Machines CorporationInventors: Naresh Nayar, Geraint North, Bryan M. Logan
-
Patent number: 9244825Abstract: Profile properties in a partition profile are user-configurable through a management entity such as a management console. A partition manager calculates a secondary processing unit entitlement for a logical partition based in part on a secondary processing unit mode property in the partition profile. The secondary processing unit entitlement may be smaller than a primary processing unit entitlement for the logical partition. The partition manager reserves processing units from a secondary shared processor pool equal to the logical partition's secondary entitlement for the logical partition. The primary and secondary processing unit entitlements may be stored in primary and secondary configuration data structures associated with the logical partition. The partition manager may relocate the logical partition to the secondary shared processor pool in response to a predetermined condition.Type: GrantFiled: March 15, 2013Date of Patent: January 26, 2016Assignee: International Business Machines CorporationInventors: Naresh Nayar, Geraint North, Bryan M. Logan