Patents by Inventor Gi-Bon Cha
Gi-Bon Cha has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6399420Abstract: BLP stack is disclosed which has a higher reliability and a less area of mounting for providing a denser package, including a first package having external power connection leads each started to be exposed through a bottom thereof and extended to a top surface through a side surface inclusive of bottom lead portions on a bottom surface, side lead portions on a side surface, and upper lead portions on a top surface, and a second package having external power connection leads started to be exposed through a bottom thereof and brought into contact with the external power connection leads on the first package to be electrically connected thereto.Type: GrantFiled: May 4, 2001Date of Patent: June 4, 2002Assignee: LG Semicon Co., Ltd.Inventors: Gi Bon Cha, Hee Joong Suh, Chang Kuk Choi
-
Publication number: 20010040278Abstract: BLP stack is disclosed which has a higher reliability and a less area of mounting for providing a denser package, including a first package having external power connection leads each started to be exposed through a bottom thereof and extended to a top surface through a side surface inclusive of bottom lead portions on a bottom surface, side lead portions on a side surface, and upper lead portions on a top surface, and a second package having external power connection leads started to be exposed through a bottom thereof and brought into contact with the external power connection leads on the first package to be electrically connected thereto.Type: ApplicationFiled: May 4, 2001Publication date: November 15, 2001Applicant: LG SEMICON CO., LTD.Inventors: Gi Bon Cha, Hee Joong Suh, Chang Kuk Choi
-
Patent number: 6242798Abstract: A stacked bottom lead package for use in semiconductor devices includes leads that are bent along with the circumference of the body which has been premolded, wherein a chip is included inside the premolded body. The package configuration prevents solder fatigue of the lead due to heat carried via the extended lead and emitted out of the chip and decreases the area required for stacking semiconductor packages.Type: GrantFiled: February 29, 2000Date of Patent: June 5, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Gi-Bon Cha, Byeong-Duck Lee
-
Patent number: 6030858Abstract: The present invention relates to a stacked bottom lead package in semiconductor devices and a method thereof. More specifically, comprising leads that are bent along with the circumference of the body which has been premolded, wherein a chip is include inside the premolded body. The package and the method thereof according to the present invention enable a dual process, decreasing solder fatigue of the lead by carrying heat via the extended leads and emitting the heat out of the chip, and decreasing the area required for stacking semiconductor packages.Type: GrantFiled: November 19, 1997Date of Patent: February 29, 2000Assignee: LG Semicon Co., Ltd.Inventors: Gi-Bon Cha, Byeong-Duck Lee
-
Patent number: 5861668Abstract: A semiconductor package of the present invention includes a paddle layer having a metal wiring pattern formed therein, semiconductor chips bonded on at least one surface of the paddle layer. A plurality of wires electrically connecting a plurality of chip pads formed on the semiconductor chips with the paddle layer. Each lead includes a first lead bonded to a surface of the paddle layer and a second lead which is at least partially exposed. A conductive adhesive bonds the paddle layer to the first leads and a molding resin comprises the body of the package. The semiconductor package of the above construction has various advantages compared to conventional packages. The occupying area rate can be minimized, and an undesired curving of the lead can be prevented. Further, since the semiconductor chip can be bonded on both surfaces of the paddle layer, an integrated semiconductor package can be achieved.Type: GrantFiled: January 17, 1997Date of Patent: January 19, 1999Assignee: LG Semicon Co., Ltd.Inventor: Gi Bon Cha
-
Patent number: 5854740Abstract: An electronic circuit board with one or more semiconductor chips installed thereon, and a manufacturing method therefor, are disclosed. The circuit board with semiconductor chips installed thereon includes: one or more semiconductor chips; an insulated circuit board having wire bonding pads for connection to the bonding pads of the semiconductor chips; a plurality of wires connected between the bonding pads of the semiconductor chips and the wire bonding pads of the circuit board; and a plurality of protecting covers for insulating the wires and the semiconductor chips. The circuit board includes an opening smaller than the semiconductor chips, and wire bonding pads formed around the opening. The semiconductor chip includes bonding pads which are formed on the central portion of the surface of the semiconductor chip. The protective cover covers the chip and the wires.Type: GrantFiled: April 29, 1996Date of Patent: December 29, 1998Assignee: LG Semicon Co., Ltd.Inventor: Gi-Bon Cha
-
Patent number: 5428248Abstract: A resin molded semiconductor package of which the semiconductor chip is bonded to leads instead of a paddle. This package comprises a semiconductor chip and a lead frame comprising a plurality of board connection leads and a plurality of chip connection leads. The board connection leads are connected to a circuit board and support the semiconductor chip bonded to their surfaces. The chip connection leads extend from individual board connection leads and are electrically connected to the semiconductor chip through a plurality of metal wires. A pair of chip bonding materials bond the semiconductor chip to the surfaces of the board connection leads. A predetermined volume of the package, including the semiconductor chip and the board connection leads and the chip connection leads, is hermetically sealed by a mold resin to form a package body in which the lower surfaces of the board connection leads are exposed to the outside of the lower surface of the package body.Type: GrantFiled: August 15, 1994Date of Patent: June 27, 1995Assignee: Goldstar Electron Co., Ltd.Inventor: Gi Bon Cha
-
Patent number: 5363279Abstract: A semiconductor package having outer leads which are not protruded from the package but only exposed to outside. The semiconductor package comprises a semiconductor chip which is formed with a plurality of bond pads at a central portion of its bottom surface, a lead frame including leads connected to bond pads for input/output of the bond pads respectively and bus bars connected to power supplying pads of the bond pads, insulation adhesives for attaching inner leads of the leads and inner leads of the bus bars to a bottom surface of the semiconductor chip formed with the bond pads, metal wires for electrically connecting the inner leads of the leads and the inner leads of the bus bars to the bond pads respectively, and a molding compound enveloping the semiconductor chip assembly with outer leads of the lead frame exposed to outside. The adhesive tapes are removed after a molding procedure.Type: GrantFiled: November 3, 1992Date of Patent: November 8, 1994Assignee: Goldstar Electron Co., Ltd.Inventor: Gi Bon Cha
-
Patent number: RE37413Abstract: A semiconductor package having outer leads which are not protruded from the package but only exposed to outside. The semiconductor package comprises a semiconductor chip which is formed with a plurality of bond pads at a central portion of its bottom surface, a lead frame including leads connected to bond pads for input/output of the bond pads respectively and bus bars connected to power supplying pads of the bond pads, insulation adhesives for attaching inner leads of the leads and inner leads of the bus bars to a bottom surface of the semiconductor chip formed with the bond pads, metal wires for electrically connecting the inner leads of the leads and the inner leads of the bus bars to the bond pads respectively, and a molding compound enveloping the semiconductor chip assembly with outer leads of the lead frame exposed to outside. The adhesive tapes are removed after a molding procedure.Type: GrantFiled: September 14, 1998Date of Patent: October 16, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Gi Bon Cha
-
Patent number: RE36097Abstract: A semiconductor package having outer leads which are not protruded from the package but only exposed to outside. The semiconductor package comprises a semiconductor chip which is formed with a plurality of bond pads at a central portion of its bottom surface, a lead frame including leads connected to bond pads for input/output of the bond pads respectively and bus bars connected to power supplying pads of the bond pads, insulation adhesives for attaching inner leads of the leads and inner leads of the bus bars to a bottom surface of the semiconductor chip formed with the bond pads, metal wires for electrically connecting the inner leads of the leads and the inner leads of the bus bars to the bond pads respectively, and a molding compound enveloping the semiconductor chip assembly with outer leads of the lead frame exposed to outside. The adhesive tapes are removed after a molding procedure.Type: GrantFiled: November 8, 1996Date of Patent: February 16, 1999Assignee: LG Semicon, Ltd.Inventor: Gi Bon Cha