Patents by Inventor Giacomino Bollati
Giacomino Bollati has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8164383Abstract: In one embodiment, the present disclosure includes an amplifier comprising first and second output stages. The first output stage receives first power supply voltages and the second output stage receives second power supply voltages greater than the first power supply voltages. A switching stage configures the output stages to provide a first current to an amplifier output node from the first output stage when a magnitude of a voltage on the output node is below a first value, provide a second current to the output node from the second output stage when the magnitude of the voltage on the output node is above a second value greater than the first value, and provide a third current to the output node from both the first output stage and the second output stage when the magnitude of the voltage on the output node is between the first value and the second value.Type: GrantFiled: October 1, 2010Date of Patent: April 24, 2012Assignee: Marvell International Ltd.Inventors: Alex Lollio, Giacomino Bollati, Rinaldo Castello
-
Patent number: 8031579Abstract: A transducer for a storage medium has a supporting element positioned over the storage medium with a first head configured to interact with the storage medium and a second head operatively connected to the first head to interact with the storage medium. The second head is carried by the supporting element in a position adjacent to the first head, and the first head and the second head are aligned in a scanning direction. The first head performs the reading of a data item stored in a portion of the storage medium, the reading entailing the deletion of the data item, and the second head performs the rewriting of the data item in the same portion of the storage medium.Type: GrantFiled: August 27, 2008Date of Patent: October 4, 2011Assignee: STMicroelectronics S.r.l.Inventors: Giacomino Bollati, Alessandro Bosi, Giovanni Antonio Cesura
-
Patent number: 7986479Abstract: A corrector circuit for correcting second harmonic distortions is provided. The corrector circuit includes a transconductance circuit having an input transconductance with a transresistance load for receiving a distorted voltage signal having a second harmonic component. The transconductance circuit is adapted to generate a corrected voltage signal having the second harmonic component that is reduced from the distorted voltage signal as a function of the input transconductance. The corrector circuit further includes biasing means for providing a biasing current to the transconductance circuit (with the input transconductance that depends on the biasing current). The biasing means includes means for providing a fixed component of the biasing current, means for providing a variable component of the biasing current (being a function of the distorted voltage signal according to a proportionality coefficient) and means for programming the proportionality coefficient.Type: GrantFiled: February 26, 2007Date of Patent: July 26, 2011Assignee: STMicroelectronics, S.r.l.Inventors: Giacomino Bollati, Marco Bongiorni
-
Patent number: 7737759Abstract: A logarithmic linear variable gain CMOS amplifier includes first and second differential pairs of transistors forming a differential input, with each differential pair of transistors including a common source node. A pair of diode-connected load transistors is connected to the first and second differential pairs of transistors, and a third differential pair of transistors is connected to the pair of diode-connected load transistors. The third differential pair of transistors include respective gates connected together and in parallel to gates of the first and second differential pairs of transistors. First and second current mirrors are respectively connected to the common source nodes of the first and second differential pairs of transistors for programmably injecting respective bias currents thereto, with a sum of the respective bias currents remaining constant.Type: GrantFiled: September 1, 2004Date of Patent: June 15, 2010Assignee: STMicroelectronics S.r.L.Inventors: Marco Gaeta, Giacomino Bollati, Marco Bongiorni
-
Patent number: 7602250Abstract: An integrated amplifier may include a transconductance stage including a differential pair of input transistors of a first type of conductivity, respective resistive loads coupled to said input transistors, and a first bias circuit coupled to the input transistors. The first bias circuit may include a second differential pair of bias transistors having first conduction terminals coupled in common and second conduction terminals coupled to respective conduction terminals of the input transistors. The first bias circuit may also include respective second bias circuits coupled to the bias transistors to enable the input transistors in a conduction state with the input transistors being biased by a same respective bias current that flows through the respective input transistors. The first bias circuit may also include a capacitive network coupled to the bias transistors to define with the input transistors a feedback loop.Type: GrantFiled: January 22, 2008Date of Patent: October 13, 2009Assignee: STMicroelectronics S.r.l.Inventors: Giacomino Bollati, Guido Gabriele Albasini
-
Publication number: 20080316906Abstract: A transducer for a storage medium has a supporting element positioned over the storage medium with a first head configured to interact with the storage medium and a second head operatively connected to the first head to interact with the storage medium. The second head is carried by the supporting element in a position adjacent to the first head, and the first head and the second head are aligned in a scanning direction. The first head performs the reading of a data item stored in a portion of the storage medium, the reading entailing the deletion of the data item, and the second head performs the rewriting of the data item in the same portion of the storage medium.Type: ApplicationFiled: August 27, 2008Publication date: December 25, 2008Applicant: STMICROELECTRONICS S.R.L.Inventors: Giacomino Bollati, Alessandro Bosi, Giovanni Antonio Cesura
-
Publication number: 20080211580Abstract: An integrated amplifier may include a transconductance stage including a differential pair of input transistors of a first type of conductivity, respective resistive loads coupled to said input transistors, and a first bias circuit coupled to the input transistors. The first bias circuit may include a second differential pair of bias transistors having first conduction terminals coupled in common and second conduction terminals coupled to respective conduction terminals of the input transistors. The first bias circuit may also include respective second bias circuits coupled to the bias transistors to enable the input transistors in a conduction state with the input transistors being biased by a same respective bias current that flows through the respective input transistors. The first bias circuit may also include a capacitive network coupled to the bias transistors to define with the input transistors a feedback loop.Type: ApplicationFiled: January 22, 2008Publication date: September 4, 2008Applicant: STMicroelectronics S.r.l.Inventors: Giacomino BOLLATI, Guido Gabriele Albasini
-
Publication number: 20070247226Abstract: A corrector circuit for correcting second harmonic distortions is provided. The corrector circuit includes a transconductance circuit having an input transconductance with a transresistance load for receiving a distorted voltage signal having a second harmonic component. The transconductance circuit is adapted to generate a corrected voltage signal having the second harmonic component that is reduced from the distorted voltage signal as a function of the input transconductance. The corrector circuit further includes biasing means for providing a biasing current to the transconductance circuit (with the input transconductance that depends on the biasing current). The biasing means includes means for providing a fixed component of the biasing current, means for providing a variable component of the biasing current (being a function of the distorted voltage signal according to a proportionality coefficient) and means for programming the proportionality coefficient.Type: ApplicationFiled: February 26, 2007Publication date: October 25, 2007Inventors: Giacomino Bollati, Marco Bongiorni
-
Patent number: 7095279Abstract: An AC differential amplifier includes a pair of identical differential transconductance stages. Each transconductance stage includes a pair of inputs and a pair of outputs. The pairs of output of the transconductance stages are connected in common, and form a pair of output nodes of the AC differential amplifier. The pair of output nodes is also connected to a supply line through respective load resistors. One input of one transconductance stage is coupled through a capacitive device to an input of the other transconductance stage. The other inputs of the transconductance stages form the input terminals of the AC differential amplifier.Type: GrantFiled: August 26, 2004Date of Patent: August 22, 2006Assignee: STMicroelectronics S.r.l.Inventor: Giacomino Bollati
-
Patent number: 7078968Abstract: A step gain-variable CMOS amplifier includes an input pair of transistors, a bias current generator connected between a common source node of the input pair of transistors and a ground node, and a pair of load transistors. The pair of load transistors is connected between a supply voltage node and, respectively, to the drain nodes of the input pair of transistors. The CMOS amplifier includes a plurality of second input pairs of transistors to be connected in parallel to the input pair of transistors for increasing the effective width of the resultant transistors. Alternativelty, the CMOS amplifier includes a plurality of second load pairs of transistors to be connected in parallel to the load pair of transistors for increasing the effective width of the resultant transistors. Pairs of path selection switches may be programmably closed for connecting in parallel the selected pairs of transistors.Type: GrantFiled: September 10, 2004Date of Patent: July 18, 2006Assignee: STMicroelectronics S.r.l.Inventors: Marco Gaeta, Giacomino Bollati
-
Publication number: 20050206450Abstract: An AC differential amplifier includes a pair of identical differential transconductance stages. Each transconductance stage includes a pair of inputs and a pair of outputs. The pairs of output of the transconductance stages are connected in common, and form a pair of output nodes of the AC differential amplifier. The pair of output nodes is also connected to a supply line through respective load resistors. One input of one transconductance stage is coupled through a capacitive device to an input of the other transconductance stage. The other inputs of the transconductance stages form the input terminals of the AC differential amplifier.Type: ApplicationFiled: August 26, 2004Publication date: September 22, 2005Applicant: STMicroelectronics S.r.l.Inventor: Giacomino Bollati
-
Publication number: 20050057306Abstract: A step gain-variable CMOS amplifier includes an input pair of transistors, a bias current generator connected between a common source node of the input pair of transistors and a ground node, and a pair of load transistors. The pair of load transistors is connected between a supply voltage node and, respectively, to the drain nodes of the input pair of transistors. The CMOS amplifier includes a plurality of second input pairs of transistors to be connected in parallel to the input pair of transistors for increasing the effective width of the resultant transistors. Alternativelty, the CMOS amplifier includes a plurality of second load pairs of transistors to be connected in parallel to the load pair of transistors for increasing the effective width of the resultant transistors. Pairs of path selection switches may be programmably closed for connecting in parallel the selected pairs of transistors.Type: ApplicationFiled: September 10, 2004Publication date: March 17, 2005Applicant: STMicroelectronics S.r.l.Inventors: Marco Gaeta, Giacomino Bollati
-
Publication number: 20050052216Abstract: A logarithmic linear variable gain CMOS amplifier includes first and second differential pairs of transistors forming a differential input, with each differential pair of transistors including a common source node. A pair of diode-connected load transistors is connected to the first and second differential pairs of transistors, and a third differential pair of transistors is connected to the pair of diode-connected load transistors. The third differential pair of transistors include respective gates connected together and in parallel to gates of the first and second differential pairs of transistors. First and second current mirrors are respectively connected to the common source nodes of the first and second differential pairs of transistors for programmably injecting respective bias currents thereto, with a sum of the respective bias currents remaining constant.Type: ApplicationFiled: September 1, 2004Publication date: March 10, 2005Applicant: STMicroelectronics S.r.l.Inventors: Marco Gaeta, Giacomino Bollati, Marco Bongiorni
-
Patent number: 6654192Abstract: A full-wave rectifier for monitoring the amplitude of a differential analog signal includes a differential Track&Hold stage controlled by a first differential logic timing signal tracking the differential analog input signal during a tracking phase that corresponds to a high logic stage of the first differential timing signal. This produces a differential output signal that is a replica of the input signal and the signal is stored during a successive storing phase that corresponds to a low logic state of the first differential timing signal. A first differential output amplifier includes inputs coupled to the output of the Track&Hold stage. A differential bistable circuit, controlled by a second differential logic timing signal, includes inputs coupled to the differential outputs of the first amplifier and produces a third differential logic control signal.Type: GrantFiled: April 19, 1999Date of Patent: November 25, 2003Assignee: STMicroelectronics S.r.l.Inventors: Melchiorre Bruccoleri, Daniele Ottini, Marco Demicheli, Giacomino Bollati
-
Patent number: 6414810Abstract: A method of equalizing a read channel of a mass magnetic memory device comprises attenuating the low frequencies of the spectrum of the analog signal originating from an electromagnetic read transducer without boosting the high frequency harmonic components of the spectrum. The low frequencies of the spectrum of the analog input signal are attenuated with a low pass filter of an order in a range from 6 to 8 and a boost is implemented by introducing two real and opposed zeroes in the transfer function of the filter without altering the group delay.Type: GrantFiled: April 28, 1999Date of Patent: July 2, 2002Assignee: STMicroelectronics S.r.l.Inventors: Giacomino Bollati, Melchiorre Bruccoleri, Salvatore Portaluri, Luca Celant
-
Patent number: 6369741Abstract: A method is provided for defining programmed values of the boost and cut-off frequency parameters of a low pass filter of pre-equalization, of a read channel for a magnetic medium mass memory device, to ensure optimal functioning conditions of the adaptive filter of final equalization. The method includes pre-programming instantaneous digital values of the boost and cut-off frequency parameters of the low pass filter of pre-equalization for each magnetic medium, as a function of purposely sensed instantaneous operating parameters of the adaptive filter that carries out the definitive equalization of the signal during a trim scanning of the magnetic medium.Type: GrantFiled: July 7, 2000Date of Patent: April 9, 2002Assignee: STMicroelectronics S.r.L.Inventors: Marco Demicheli, Giacomino Bollati, Davide Demicheli, Stefano Marchese
-
Patent number: 6362681Abstract: A low pass filter with programmable equalization includes at least one biquadratic cell and a converter of the input voltage into a current, proportional to the derivative of the input voltage, that is injected on a node of the biquadratic cell to introduce two real and opposed zeros in the transfer function of the filter. The low pass filter includes two structurally similar circuits functionally connected in cascade. Each circuit includes a biquadratic cell and an input stage having two outputs injecting, through a first current output, the current to an input capacitor of the respective biquadratic cell, by a direct coupling in a first of the two circuits and in an inverted manner in the second of the two circuits. A second voltage output is coupled to an input of the respective biquadratic cell.Type: GrantFiled: December 15, 1999Date of Patent: March 26, 2002Assignee: STMicroelectronics S.R.L.Inventors: Giacomino Bollati, Roberto Alini, Daniele Ottini, Melchiorre Bruccoleri
-
Patent number: 6346905Abstract: A flash analog-to-digital converter includes a bank of comparators with a differential output, generating a thermometric code, and a bank of three-input logic NOR gates. The converter has enhanced immunity to noise and reduced imprecisions by providing for a passive interface including a plurality of voltage dividers each connected between the noninverted output of a respective comparator and the inverted output of the comparator of higher order of the bank. A corresponding logic NOR gate of the bank has a first input coupled to the inverted output of the respective comparator, a second input coupled to the noninverted output of the comparator of higher order and a third input coupled to an intermediate node of the voltage divider.Type: GrantFiled: November 22, 1999Date of Patent: February 12, 2002Assignee: STMicroelectronics S.r.l.Inventors: Daniele Ottini, Melchiorre Bruccoleri, Giacomino Bollati, Marco Demicheli
-
Patent number: 6271688Abstract: A transconductor includes a differential stage formed by a pair of input transistors, and a resistive line of degeneration connecting the sources of the input transistors. A bias current generator is coupled between the source of each input transistor and ground. The resistive line of degeneration is formed by one or more transistors connected in series, the gates of which are coupled to a voltage reference. The voltage reference is at least equal to the common mode voltage of the differential stage. The one or more transistors forming the resistive line of degeneration are sized to operate in the triode region.Type: GrantFiled: June 19, 2000Date of Patent: August 7, 2001Assignee: STMicroelectronics S.r.l.Inventors: Stefano Marchese, Giacomino Bollati, Maurizio Malfa, Pierandrea Savo
-
Patent number: 6208184Abstract: A method and circuit are provided for delaying a transition in a digital data stream fed to a write head of a mass storage device by a certain time interval when the transition occurs at a clock phase following the one during which a preceding transition has occurred, for pre-compensating intersymbol nonlinear interference effects suffered when reading the stored data. The method includes feeding digital data stream to be stored and a clock signal to a first circuit and outputting a pair of digital streams from the first circuit. The first stream assumes a first logic value every time a transition of the input stream occurs during a clock phase not successive to a clock phase during which a transition of the input stream has occurred. The second stream assumes the first logic value every time a transition of the input stream occurs during a clock phase following a clock phase during which a transition has taken place in the input stream.Type: GrantFiled: November 30, 1999Date of Patent: March 27, 2001Assignee: STMicroelectronics S.r.l.Inventors: Marco Demicheli, Melchiorre Bruccoleri, Maurizio Malfa, Giacomino Bollati