Patents by Inventor Gireesh Rajendran
Gireesh Rajendran has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160234876Abstract: One aspect of an apparatus for wireless communications is disclosed. The apparatus includes a controller, a first transceiver, and a second transceiver. The first transceiver is configurable by the controller to support first communications through a cellular network to at least one of a packet-based network and a circuit-switched network. The second transceiver configurable by the controller to operate with the first transceiver to support first communications through the cellular network in a first mode and support second communications through an access point to the packet-based network in a second mode. In an aspect, the second transceiver is further configured to switch from the first mode to the second mode by moving its wireless connection from the cellular network to the access point while maintaining a network-layer connection to the cellular network.Type: ApplicationFiled: February 5, 2015Publication date: August 11, 2016Inventors: Gangadhar BURRA, MeeLan LEE, Gireesh RAJENDRAN, Anup SAVLA, Jeremy LIN, Soumya DAS, Bongyong SONG
-
Publication number: 20160226488Abstract: Disclosed is circuitry for operating a switch which sees high voltage swings across its source, gate, drain, and bulk terminals. The circuitry generates one or more bias voltages in proportion to an input voltage swing. The one or more bias voltages may be used to bias the gate and bulk terminals to provide reliable and improved turn OFF performance in the switch.Type: ApplicationFiled: January 29, 2015Publication date: August 4, 2016Inventors: Alok Prakash Joshi, Gireesh Rajendran
-
Patent number: 9385901Abstract: A receiver front end architecture for intra band carrier aggregation is disclosed. In an exemplary embodiment, an apparatus includes a first transistor having a gate terminal to receive an input signal, drain terminal to output an amplified signal, and a source terminal connected to a signal ground by a source degeneration inductor. The apparatus also includes a second transistor having a source terminal connected to the drain terminal of the first transistor and a drain terminal connected to a first load. The apparatus also includes a third transistor having a gate terminal connected to the drain terminal of the first transistor, a drain terminal connected to a second load and a source terminal connected to a signal ground.Type: GrantFiled: November 13, 2014Date of Patent: July 5, 2016Assignee: QUALCOMM INCORPORATEDInventors: Gireesh Rajendran, Gurkanwal Singh Sahota, Rakesh Kumar
-
Publication number: 20160142231Abstract: A receiver front end architecture for intra band carrier aggregation is disclosed. In an exemplary embodiment, an apparatus includes a first transistor having a gate terminal to receive an input signal, drain terminal to output an amplified signal, and a source terminal connected to a signal ground by a source degeneration inductor. The apparatus also includes a second transistor having a source terminal connected to the drain terminal of the first transistor and a drain terminal connected to a first load. The apparatus also includes a third transistor having a gate terminal connected to the drain terminal of the first transistor, a drain terminal connected to a second load and a source terminal connected to a signal ground.Type: ApplicationFiled: November 13, 2014Publication date: May 19, 2016Inventors: Gireesh Rajendran, Gurkanwal Singh Sahota, Rakesh Kumar
-
Publication number: 20160126895Abstract: An I converter outputs I sign data and I magnitude data based on received I data. A Q converter outputs Q sign data and Q magnitude data based on received Q data. An I clock generates an I phase based ort the I sign data. A Q clock generates a Q phase based on the Q sign data. An I modulator generates an I magnitude pulse stream based on the I magnitude data. A Q modulator generates a Q magnitude pulse stream based on the Q magnitude data. A digital logic component generates an output signal based on the I phase, the I magnitude pulse stream, the Q phase and the Q magnitude pulse stream. A power amplifier generates an amplified signal based on the output signal.Type: ApplicationFiled: October 30, 2014Publication date: May 5, 2016Inventors: Gireesh Rajendran, Rakesh Kumar, Alok Prakask Joshi, Subhashish Mukherjee, Krishnaswamy Thiagarajan, Apu Sivadas
-
Publication number: 20160112006Abstract: Low noise switchable varactors and digital controlled oscillator (DCO) circuitry are presented for creating alternating signals at controlled frequencies, including a first transistor for selectively coupling two capacitors between varactor output nodes when a control signal is in a first state, second and third transistors for selectively coupling first and second internal nodes between the respective capacitors and the first transistor with a third internal node when the control signal is in the first state, and an inverter disconnected from the first and second internal nodes to mitigate phase noise and operable to control the voltage of the third internal node according to the control signal.Type: ApplicationFiled: October 20, 2014Publication date: April 21, 2016Applicant: Texas Instruments IncorporatedInventors: Gireesh Rajendran, Rakesh Kumar, Subhashish Mukherjee, Ashish Lachhwani
-
Publication number: 20160103460Abstract: A digital shunt regulator receives a radio frequency (RF) signal at an antenna which generates a differential output signal over a differential path. A peak detector is coupled to the antenna and receives the differential output signal over the differential path. A first comparator receives a voltage output of the peak detector and a first voltage. A second comparator receives the voltage output of the peak detector and a second voltage. A digital state machine receives an output of the first comparator and an output of the second comparator. A plurality of shunt NMOS transistors receives an output of the digital state machine. The digital state machine is configured to control the number of shunt NMOS transistors that are activated to maintain the voltage output of the peak detector between the first voltage and the second voltage.Type: ApplicationFiled: December 17, 2015Publication date: April 14, 2016Inventors: Abhishek Agrawal, Yogesh Darwhekar, Gireesh Rajendran
-
Publication number: 20160079946Abstract: An apparatus includes a first transistor configured to amplify first signal components within a first frequency band of a radio frequency signal, a second transistor configured to amplify second signal components within a second frequency band of the radio frequency signal, and a third transistor configured to amplify third signal components within a third frequency band of the radio frequency signal. The apparatus also includes a degeneration inductor having a first tapping point, a second tapping point, and a third tapping point. The first tapping point is coupled to the first transistor, the second tapping point is coupled to the second transistor, and the third tapping point is coupled to the third transistor.Type: ApplicationFiled: September 12, 2014Publication date: March 17, 2016Inventors: Gireesh Rajendran, Rakesh Kumar, Manohar Seetharam
-
Patent number: 9246552Abstract: A digital shunt regulator receives a radio frequency (RF) signal at an antenna which generates a differential output signal over a differential path. A peak detector is coupled to the antenna and receives the differential output signal over the differential path. A first comparator receives a voltage output of the peak detector and a first voltage. A second comparator receives the voltage output of the peak detector and a second voltage. A digital state machine receives an output of the first comparator and an output of the second comparator. A plurality of shunt NMOS transistors receives an output of the digital state machine. The digital state machine is configured to control the number of shunt NMOS transistors that are activated to maintain the voltage output of the peak detector between the first voltage and the second voltage.Type: GrantFiled: June 28, 2014Date of Patent: January 26, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Abhishek Agrawal, Yogesh Darwhekar, Gireesh Rajendran
-
Patent number: 9160309Abstract: An area efficient baseband filter is disclosed. In an exemplary embodiment, an apparatus includes a current to voltage (I-V) filter configured to receive an input current signal at an input port and generate a filtered output voltage signal at an output port based on a feedback transconductance. The input current signal comprises an input DC current in addition to a signal current. The apparatus also includes a feedback circuit connected between the output port and the input port, the feedback circuit having at least one transistor configured to couple the input DC current to a signal ground and to provide the feedback transconductance for the I-V filter.Type: GrantFiled: December 11, 2013Date of Patent: October 13, 2015Assignee: Qualcomm IncorporatedInventors: Gireesh Rajendran, Rakesh Kumar, Vinod Venugopal Panikkath, Ayush Mittal, Alok Joshi
-
Patent number: 9083075Abstract: A device includes multiple transceivers, a coupling block and an antenna. The transceivers operate according to time-division multiple access (TDMA) techniques. The coupling block is designed to enable the multiple transceivers to transmit or receive corresponding signals using the antenna. The multiple transceivers include a first transmitter and a second transmitter. The first transmitter is connected to the antenna via a first coupling network. The second transmitter is connected to the antenna via a series connection of a second coupling network and at least a portion of the first coupling network. Other transmitters are connected to the antenna via a series arrangement of at least a portion of the first coupling network and corresponding coupling networks.Type: GrantFiled: August 4, 2011Date of Patent: July 14, 2015Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Alok Prakash Joshi, Gireesh Rajendran, Apu Sivadas
-
Publication number: 20150194944Abstract: Exemplary embodiments are related to wideband matching devices. A device may include a primary winding including a first plurality of inductors in series and a first switch coupled to the primary winding and configured to tune the primary winding to a frequency band of a plurality of frequency bands. The device may also include a secondary winding including a second plurality of inductors in series and a second switch coupled to the secondary winding and configured to tune the secondary winding to the frequency band.Type: ApplicationFiled: January 9, 2014Publication date: July 9, 2015Applicant: QUALCOMM INCORPORATEDInventors: Alok Joshi, Gireesh Rajendran, Apu Sivadas
-
Publication number: 20150162895Abstract: An area efficient baseband filter is disclosed. In an exemplary embodiment, an apparatus includes a current to voltage (I-V) filter configured to receive an input current signal at an input port and generate a filtered output voltage signal at an output port based on a feedback transconductance. The input current signal comprises an input DC current in addition to a signal current. The apparatus also includes a feedback circuit connected between the output port and the input port, the feedback circuit having at least one transistor configured to couple the input DC current to a signal ground and to provide the feedback transconductance for the I-V filter.Type: ApplicationFiled: December 11, 2013Publication date: June 11, 2015Applicant: QUALCOMM IncorporatedInventors: Gireesh Rajendran, Rakesh Kumar, Vinod Venugopal Panikkath, Ayush Mittal, Alok Joshi
-
Publication number: 20150091502Abstract: A method of coupling a first port of a single antenna to a first coupling circuit and a second port of the single antenna to a second coupling circuit. The method includes coupling a wireless charging unit to the first coupling unit and coupling an NFC transceiver block to the second coupling circuit. The method further includes isolating the single antenna from the wireless charging unit during a time interval when the NFC transceiver block is operational and isolating the single antenna from the NFC transceiver block during a time interval when the wireless charging unit is operational.Type: ApplicationFiled: October 1, 2013Publication date: April 2, 2015Applicant: Texas Instruments IncorporatedInventors: Subhashish Mukherjee, Yogesh Darwhekar, Gireesh Rajendran
-
Patent number: 8975961Abstract: Circuits for reducing power consumption in power amplifier circuits are disclosed. In certain embodiments, a circuit for power control in the transmitter includes a coupling circuit, a first power amplifier circuit and a second power amplifier circuit. The coupling circuit includes a primary winding inductively associated with a first secondary winding and a second secondary winding. The coupling circuit provides a signal at output terminals of the first secondary winding and the second secondary winding in response to a signal at the primary winding. A first power amplifier circuit is coupled with output terminals of the first secondary winding, and a second power amplifier is coupled with output terminals of the second secondary winding. The first power amplifier circuit and second power amplifier circuit are configured to be enabled or disabled based on a bias voltage.Type: GrantFiled: May 24, 2013Date of Patent: March 10, 2015Assignee: Texas Instruments IncorporatedInventors: Alok Prakash Joshi, Gireesh Rajendran
-
Publication number: 20150004909Abstract: A digital shunt regulator receives a radio frequency (RF) signal at an antenna which generates a differential output signal over a differential path. A peak detector is coupled to the antenna and receives the differential output signal over the differential path, A first comparator receives a voltage output of the peak detector and a first voltage. A second comparator receives the voltage output of the peak detector and a second voltage. A digital state machine receives an output of the first comparator and an output of the second comparator. A plurality of shunt NMOS transistors receives an output of the digital state machine. The digital state machine is configured to control the number of shunt NMOS transistors that are activated to maintain the voltage output of the peak detector between the first voltage and the second voltage.Type: ApplicationFiled: June 28, 2014Publication date: January 1, 2015Inventors: Abhishek Agrawal, Yogesh Darwhekar, Gireesh Rajendran
-
Publication number: 20140347124Abstract: Circuits for reducing power consumption in power amplifier circuits are disclosed. In certain embodiments, a circuit for power control in the transmitter includes a coupling circuit, a first power amplifier circuit and a second power amplifier circuit. The coupling circuit includes a primary winding inductively associated with a first secondary winding and a second secondary winding. The coupling circuit provides a signal at output terminals of the first secondary winding and the second secondary winding in response to a signal at the primary winding. A first power amplifier circuit is coupled with output terminals of the first secondary winding, and a second power amplifier is coupled with output terminals of the second secondary winding. The first power amplifier circuit and second power amplifier circuit are configured to be enabled or disabled based on a bias voltage.Type: ApplicationFiled: May 24, 2013Publication date: November 27, 2014Applicant: Texas Instruments IncorporatedInventors: Alok Prakash Joshi, Gireesh Rajendran
-
Publication number: 20140312474Abstract: A semiconductor package having a die having a plurality of electrically continuous die wire bonding sites includes a first die wire bonding site and a second die wire bonding site. The package includes a substrate having a plurality of electrically continuous substrate wire bonding sites including a first substrate wire bonding site and a second substrate wire bonding site. A first bondwire is connected between the first die wire bonding site and the first substrate wire bonding site and a second bondwire is connected between the second die wire bonding site and the second substrate wire bonding site. The first and second bondwires lie in adjacent, substantially parallel bondwire planes. The second bondwire is substantially skewed with respect to said first bondwire.Type: ApplicationFiled: April 19, 2013Publication date: October 23, 2014Applicant: Texas Instruments IncorporatedInventors: Alok Prakash Joshi, Gireesh Rajendran, Brian Parks
-
Patent number: 8824977Abstract: A circuit includes an antenna, and a pair of transceivers. A first transceiver in the pair is connected to the antenna via a first pair of feed-points, and is designed to transmit and receive signals in a first band of frequencies. A second transceiver in the pair is connected to the antenna via a second pair of feed-points, and is designed to transmit and receive signals in a second band of frequencies. The first band and the second band are non-overlapping frequency bands. The first pair of feed-points is located at a voltage null point of the antenna with respect to the second pair of feed-points. The second pair of feed-points is located at a voltage null point of the antenna with respect to the first pair of feed-points. The first transceiver and the second transceiver are, thus, enabled to simultaneously transmit and/or receive corresponding signals using the same antenna.Type: GrantFiled: April 11, 2011Date of Patent: September 2, 2014Assignee: Texas Instruments IncorporatedInventors: Gireesh Rajendran, Apu Sivadas, Yogesh Darwhekar, Vivek Dham
-
Patent number: 8725088Abstract: A single-antenna solution is provided for near-field and far-field communication in wireless devices. In an embodiment, a first transceiver block generates a first transmit signal to be transmitted using radiative techniques. A second transceiver block generates a second transmit signal to be transmitted using inductive coupling. The first and second transceiver blocks are coupled to a same antenna for transmitting the first transmit signal using radiative coupling, and the second transmit signal using inductive coupling. The first transceiver block and the second transceiver block operate according to time division multiplexing, and in an embodiment corresponding to an FM transceiver and an NFC transceiver.Type: GrantFiled: April 5, 2010Date of Patent: May 13, 2014Assignee: Texas Instruments IncorporatedInventors: Brian Paul Ginsburg, Gangadhar Burra, Assaf Sella, Subhashish Mukherjee, Gireesh Rajendran, Yogesh Darwhekar, Apu Sivadas