Patents by Inventor Giuseppe Palmisano
Giuseppe Palmisano has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11959995Abstract: A PLL has a tunable resonator including an inductance and variable capacitance coupled between first and second nodes, and capacitances coupleable between the nodes. A control node is coupled to the variable capacitance and receives a control signal for tuning the resonator. A biasing circuit biases the resonator to generate an output. A PFD circuit senses timing offset of the output with respect to a reference and asserts first or second digital signals dependent on the sign of the timing offset. A charge pump generates the control signal based on the first and second digital signals. A timer asserts a timing signal in response to a pulse sensed in a reset signal and de-asserts the timing signal after a time interval. A calibrator couples selected capacitances between the first and second nodes as a function of the second digital signal, in response to assertion of the timing signal.Type: GrantFiled: August 5, 2021Date of Patent: April 16, 2024Assignee: STMicroelectronics S.r.l.Inventors: Alessandro Finocchiaro, Alessandro Parisi, Andrea Cavarra, Giuseppe Papotto, Giuseppe Palmisano
-
Patent number: 11879963Abstract: Disclosed herein is a tunable resonant circuit including an inductance directly electrically connected in series between first and second nodes, a variable capacitance directly electrically connected between the first and second nodes, and a set of switched capacitances coupled between the first and second nodes. The set of switched capacitances includes a plurality of capacitance units, each capacitance unit comprising a first capacitance for that capacitance unit directly electrically connected between the first node and a switch and a second capacitance for the capacitance unit directly electrically connected between the switch and the second node. Control circuitry is configured to receive an input control signal and connected to control the switches of the set of switched capacitances. A biasing circuit is directly electrically connected to the tunable resonance circuit at the first and second nodes.Type: GrantFiled: February 13, 2023Date of Patent: January 23, 2024Assignee: STMicroelectronics S.r.l.Inventors: Alessandro Parisi, Andrea Cavarra, Alessandro Finocchiaro, Giuseppe Papotto, Giuseppe Palmisano
-
Publication number: 20230361796Abstract: A method for calibrating the DC operating point of a PWM receiver circuit is disclosed. The PWM receiving circuit includes an envelope detector having a first resistor string, and includes a bias circuit having a second resistor string and a plurality of switches. The second resistor string is coupled between a supply voltage and a reference voltage and functions as a voltage divider. Each switch, when closed, accesses a second voltage at a node of the second resistor string connected to the closed switch. To perform the calibration process, the plurality of switches is closed one at a time, and the second voltage is compared with a first voltage at a first node of the first resistor string. The switch that, when closed, produces the smallest difference between the first voltage and the second voltage remains closed after the calibration process, and is used for demodulating the PWM signal.Type: ApplicationFiled: July 14, 2023Publication date: November 9, 2023Inventors: Nunzio Spina, Giuseppe Palmisano, Alessandro Castorina
-
Patent number: 11750234Abstract: A method for calibrating the DC operating point of a PWM receiver circuit is disclosed. The PWM receiving circuit includes an envelop detector having a first resistor string, and includes a bias circuit having a second resistor string and a plurality of switches. The second resistor string is coupled between a supply voltage and a reference voltage and functions as a voltage divider. Each switch, when closed, accesses a second voltage at a node of the second resistor string connected to the closed switch. To perform the calibration process, the plurality of switches is closed one at a time, and the second voltage is compared with a first voltage at a first node of the first resistor string. The switch that, when closed, produces the smallest difference between the first voltage and the second voltage remains closed after the calibration process, and is used for demodulating the PWM signal.Type: GrantFiled: December 3, 2021Date of Patent: September 5, 2023Assignee: STMICROELECTRONICS S.R.L.Inventors: Nunzio Spina, Giuseppe Palmisano, Alessandro Castorina
-
Patent number: 11689156Abstract: A voltage controlled oscillator (VCO) includes: a pair of inductors coupled in series; a first pair of varactors coupled in series, and a second pair of varactors coupled in series. A first common mode node is between the respective varactors of the first pair of varactors and a second common mode node is between the respective varactors of the second pair of varactors. A supply voltage node is switchably coupled to the first common mode node through a first switch, the supply voltage node being a node located between the pair of inductors. A control voltage node (VC) is switchably coupled to the second common mode node through a second switch.Type: GrantFiled: December 7, 2021Date of Patent: June 27, 2023Assignee: STMicroelectronics S.r.l.Inventors: Giuseppe Papotto, Alessandro Parisi, Andrea Cavarra, Giuseppe Palmisano
-
Publication number: 20230194694Abstract: Disclosed herein is a tunable resonant circuit including an inductance directly electrically connected in series between first and second nodes, a variable capacitance directly electrically connected between the first and second nodes, and a set of switched capacitances coupled between the first and second nodes. The set of switched capacitances includes a plurality of capacitance units, each capacitance unit comprising a first capacitance for that capacitance unit directly electrically connected between the first node and a switch and a second capacitance for the capacitance unit directly electrically connected between the switch and the second node. Control circuitry is configured to receive an input control signal and connected to control the switches of the set of switched capacitances. A biasing circuit is directly electrically connected to the tunable resonance circuit at the first and second nodes.Type: ApplicationFiled: February 13, 2023Publication date: June 22, 2023Applicant: STMicroelectronics S.r.l.Inventors: Alessandro PARISI, Andrea CAVARRA, Alessandro FINOCCHIARO, Giuseppe PAPOTTO, Giuseppe PALMISANO
-
Publication number: 20230179147Abstract: A voltage controlled oscillator (VCO) includes: a pair of inductors coupled in series; a first pair of varactors coupled in series, and a second pair of varactors coupled in series. A first common mode node is between the respective varactors of the first pair of varactors and a second common mode node is between the respective varactors of the second pair of varactors. A supply voltage node is switchably coupled to the first common mode node through a first switch, the supply voltage node being a node located between the pair of inductors. A control voltage node (Vc) is switchably coupled to the second common mode node through a second switch.Type: ApplicationFiled: December 7, 2021Publication date: June 8, 2023Inventors: Giuseppe Papotto, Alessandro Parisi, Andrea Cavarra, Giuseppe Palmisano
-
Publication number: 20230179244Abstract: A method for calibrating the DC operating point of a PWM receiver circuit is disclosed. The PWM receiving circuit includes an envelop detector having a first resistor string, and includes a bias circuit having a second resistor string and a plurality of switches. The second resistor string is coupled between a supply voltage and a reference voltage and functions as a voltage divider. Each switch, when closed, accesses a second voltage at a node of the second resistor string connected to the closed switch. To perform the calibration process, the plurality of switches is closed one at a time, and the second voltage is compared with a first voltage at a first node of the first resistor string. The switch that, when closed, produces the smallest difference between the first voltage and the second voltage remains closed after the calibration process, and is used for demodulating the PWM signal.Type: ApplicationFiled: December 3, 2021Publication date: June 8, 2023Inventors: Nunzio Spina, Giuseppe Palmisano, Alessandro Castorina
-
Patent number: 11655274Abstract: The present invention relates to glycosylated YghJ polypeptides from or derived from enterotoxigenic Escherichia coli (ETEC) that are immunogenic. In particular, the present invention relates to compositions or vaccines comprising the polypeptides and their application in immunization, vaccination, treatment and diagnosis of ETEC.Type: GrantFiled: June 12, 2020Date of Patent: May 23, 2023Assignees: Aarhus Universitet, Syddansk UniversitetInventors: Anders Boysen, Jakob Møller-Jensen, Giuseppe Palmisano, Martin Røssel Larsen
-
Patent number: 11611280Abstract: A DC-DC converter includes: an transformer having a primary winding and a secondary winding magnetically coupled to the primary winding; a power oscillator applying an oscillating signal to the primary to transmit a power signal to the secondary winding; a rectifier connected to the secondary winding of the transformer to obtain an output DC voltage by rectification of the power signal; comparison circuitry to generate an error signal representing a difference between the output DC voltage and a reference voltage; a transmitter connected to the secondary winding of the transformer to apply an amplitude modulation to the power signal at the secondary winding of the transformer in response to the error signal to thereby produce an amplitude modulated signal at the primary winding; and a receiver and control circuit connected to the primary winding to control an amplitude of the oscillating signal as a function of the amplitude modulated signal.Type: GrantFiled: August 17, 2021Date of Patent: March 21, 2023Assignee: STMicroelectronics S.r.l.Inventors: Alessandro Parisi, Nunzio Greco, Nunzio Spina, Egidio Ragonese, Giuseppe Palmisano
-
Patent number: 11604267Abstract: An oscillator includes a tunable resonant circuit having an inductance and a variable capacitance coupled between first and second nodes, and a set of capacitances selectively coupleable between the first and second nodes. An input control node receiving an input control signal is coupled to the variable capacitance and set of capacitances. The tunable resonant circuit is tunable based on the input control signal. A biasing circuit biases the tunable resonant circuit to generate a variable-frequency output signal between the first and second nodes. A voltage divider generates a set of different voltage thresholds, and a set of comparator circuits with hysteresis compares the input control signal to the set of different voltage thresholds to generate a set of control signals. The capacitances in the set of capacitances are selectively coupleable between the first and second nodes as a function of control signals in the set of control signals.Type: GrantFiled: August 5, 2021Date of Patent: March 14, 2023Assignee: STMicroelectronics S.r.l.Inventors: Alessandro Parisi, Andrea Cavarra, Alessandro Finocchiaro, Giuseppe Papotto, Giuseppe Palmisano
-
Publication number: 20230018212Abstract: In an embodiment a circuit includes frequency multiplier circuitry having input nodes configured to receive an input signal and an anti-phase version thereof, the input signal having a first frequency value, wherein the frequency multiplier circuitry is configured to produce a current signal at a second frequency value that is an even multiple of the first frequency value and a transformer including a primary side and a secondary side, wherein the primary side comprises a primary inductance coupled to the frequency multiplier circuitry to receive the current signal therefrom, wherein the secondary side is configured to provide a frequency multiplied voltage signal, and wherein the frequency multiplier circuitry and the transformer are cascaded between at least one first node and a second node, the at least one first node and the second node couplable to a supply node and ground.Type: ApplicationFiled: June 10, 2022Publication date: January 19, 2023Inventors: Giuseppe Papotto, Andrea Cavarra, Giuseppe Palmisano
-
Patent number: 11537153Abstract: A voltage reference circuit includes a first circuit block configured to generate a proportional to absolute temperature current, the first circuit block comprising a current mirror amplifier, a second circuit block coupled to the first circuit block and configured to generated a complimentary to absolute temperature current, and a third circuit block coupled to both the first circuit block and the second circuit block. The second circuit block includes a multi-stage common-source amplifier. The third circuit block is configured to combine the proportional to absolute temperature current and the complimentary to absolute temperature current to generate a reference voltage at an output of the voltage reference circuit.Type: GrantFiled: July 1, 2019Date of Patent: December 27, 2022Assignee: STMicroelectronics S.r.l.Inventors: Marco Orazio Cavallaro, Germano Nicollini, Giuseppe Palmisano
-
Publication number: 20220329207Abstract: A rectifier stage includes a differential input transistor pair coupled between a reference voltage node and an intermediate node, and a load circuit coupled between the intermediate node and a supply voltage node. The differential input transistor pair receives a radio-frequency amplitude modulated signal. A rectified signal indicative of an envelope of the radio-frequency amplitude modulated signal is produced at the intermediate node. An amplifier stage coupled to the intermediate node produces an amplified rectified signal at an output node that is indicative of the envelope of the radio-frequency amplitude modulated signal. The rectifier stage includes a resistive element coupled between the intermediate node and the supply voltage node in parallel to the load circuit.Type: ApplicationFiled: March 25, 2022Publication date: October 13, 2022Applicant: STMicroelectronics S.r.l.Inventors: Nunzio SPINA, Egidio RAGONESE, Giuseppe PALMISANO
-
Patent number: 11442142Abstract: An input receives a radio frequency (RF) signal having an interfering component superimposed thereon. The RF signal is mixed with a local oscillator (LO) signal and down-converted to an intermediate frequency (IF) to generate a mixed signal which includes a frequency down-converted interfering component. The mixed signal is amplified by an amplifier to generate an output signal. A feedback loop processes the output signal to generate a correction signal for cancelling the frequency down-converted interfering component at the input of the amplifier. The feedback loop includes a low-pass filter and a amplification circuit which outputs the correction signal.Type: GrantFiled: February 20, 2020Date of Patent: September 13, 2022Assignee: STMicroelectronics S.r.l.Inventors: Giuseppe Papotto, Egidio Ragonese, Claudio Nocera, Alessandro Finocchiaro, Giuseppe Palmisano
-
Publication number: 20220043137Abstract: An oscillator includes a tunable resonant circuit having an inductance and a variable capacitance coupled between first and second nodes, and a set of capacitances selectively coupleable between the first and second nodes. An input control node receiving an input control signal is coupled to the variable capacitance and set of capacitances. The tunable resonant circuit is tunable based on the input control signal. A biasing circuit biases the tunable resonant circuit to generate a variable-frequency output signal between the first and second nodes. A voltage divider generates a set of different voltage thresholds, and a set of comparator circuits with hysteresis compares the input control signal to the set of different voltage thresholds to generate a set of control signals. The capacitances in the set of capacitances are selectively coupleable between the first and second nodes as a function of control signals in the set of control signals.Type: ApplicationFiled: August 5, 2021Publication date: February 10, 2022Applicant: STMicroelectronics S.r.l.Inventors: Alessandro PARISI, Andrea CAVARRA, Alessandro FINOCCHIARO, Giuseppe PAPOTTO, Giuseppe PALMISANO
-
Publication number: 20220043136Abstract: A PLL has a tunable resonator including an inductance and variable capacitance coupled between first and second nodes, and capacitances coupleable between the nodes. A control node is coupled to the variable capacitance and receives a control signal for tuning the resonator. A biasing circuit biases the resonator to generate an output. A PFD circuit senses timing offset of the output with respect to a reference and asserts first or second digital signals dependent on the sign of the timing offset. A charge pump generates the control signal based on the first and second digital signals. A timer asserts a timing signal in response to a pulse sensed in a reset signal and de-asserts the timing signal after a time interval. A calibrator couples selected capacitances between the first and second nodes as a function of the second digital signal, in response to assertion of the timing signal.Type: ApplicationFiled: August 5, 2021Publication date: February 10, 2022Applicant: STMicroelectronics S.r.l.Inventors: Alessandro FINOCCHIARO, Alessandro PARISI, Andrea CAVARRA, Giuseppe PAPOTTO, Giuseppe PALMISANO
-
Publication number: 20210376735Abstract: A DC-DC converter includes: an transformer having a primary winding and a secondary winding magnetically coupled to the primary winding; a power oscillator applying an oscillating signal to the primary to transmit a power signal to the secondary winding; a rectifier connected to the secondary winding of the transformer to obtain an output DC voltage by rectification of the power signal; comparison circuitry to generate an error signal representing a difference between the output DC voltage and a reference voltage; a transmitter connected to the secondary winding of the transformer to apply an amplitude modulation to the power signal at the secondary winding of the transformer in response to the error signal to thereby produce an amplitude modulated signal at the primary winding; and a receiver and control circuit connected to the primary winding to control an amplitude of the oscillating signal as a function of the amplitude modulated signal.Type: ApplicationFiled: August 17, 2021Publication date: December 2, 2021Applicant: STMicroelectronics S.r.l.Inventors: Alessandro PARISI, Nunzio GRECO, Nunzio SPINA, Egidio RAGONESE, Giuseppe PALMISANO
-
Patent number: 11128221Abstract: A DC-DC converter includes a transformer having primary and secondary windings, a power oscillator applying an oscillating signal to the primary winding to transmit a power signal to the secondary winding, a rectifier obtaining an output DC voltage by rectifying the power signal at the secondary winding, and comparison circuitry generating an error signal representing a difference between the output DC voltage and a reference voltage value. A transmitter connected to the secondary winding performs an amplitude modulation of the power signal at the secondary winding to transmit an amplitude modulated power signal to the primary winding, the amplitude modulation based upon the error signal and modulating a stream of data to the primary winding. A receiver coupled to the primary winding demodulates the amplitude modulated power signal to recover the error signal and the stream of data. An amplitude of the oscillating signal is controlled by the error signal.Type: GrantFiled: January 21, 2020Date of Patent: September 21, 2021Assignee: STMicroelectronics S.r.l.Inventors: Alessandro Parisi, Nunzio Greco, Nunzio Spina, Egidio Ragonese, Giuseppe Palmisano
-
Publication number: 20210115095Abstract: The present invention relates to glycosylated YghJ polypeptides from or derived from enterotoxigenic Escherichia coli (ETEC) that are immunogenic. In particular, the present invention relates to compositions or vaccines comprising the polypeptides and their application in immunization, vaccination, treatment and diagnosis of ETEC.Type: ApplicationFiled: June 12, 2020Publication date: April 22, 2021Inventors: Anders Boysen, Jakob Møller-Jensen, Giuseppe Palmisano, Martin Røssel Larsen