Patents by Inventor Glen A. Wiedemeier
Glen A. Wiedemeier has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9686053Abstract: Embodiments of the present disclosure provide methods for testing channel compliance. The method generally includes identifying at least one design criteria and determining boundary sets of frequency domain parameters for compliant signal channels known to achieve the design criteria. The boundary sets may be used for verifying whether a particular signal channel is compliant by comparing values of frequency domain parameters for the particular channel to one or more of the boundary sets of frequency domain parameters for the known compliant channels.Type: GrantFiled: August 24, 2015Date of Patent: June 20, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Wiren D. Becker, Daniel M. Dreps, Jose A. Hejase, Glen A. Wiedemeier, Si T. Win
-
Patent number: 9673941Abstract: Embodiments of the present disclosure provide apparatus for testing channel compliance. The apparatus generally performs operations that includes identifying at least one design criteria and determining boundary sets of frequency domain parameters for compliant signal channels known to achieve the design criteria. The boundary sets may be used for verifying whether a particular signal channel is compliant by comparing values of frequency domain parameters for the particular channel to one or more of the boundary sets of frequency domain parameters for the known compliant channels.Type: GrantFiled: May 26, 2015Date of Patent: June 6, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Wiren D. Becker, Daniel M. Dreps, Jose A. Hejase, Glen A. Wiedemeier, Si T. Win
-
Patent number: 9638750Abstract: Embodiments of the present disclosure provide apparatus for using a compliance model to determine compatibility of a channel with a bus's chip I/O circuitry at its ends. The apparatus includes at least one processor and a memory coupled to the at least one processor. The processor is configured to: identify at least one design criteria; obtain boundary sets of frequency domain parameters for compliant signal channels known to achieve the design criteria; and verify whether a particular signal channel is compliant by comparing values of frequency domain parameters for the particular channel to one or more of the boundary sets of frequency domain parameters for the known compliant channels.Type: GrantFiled: May 26, 2015Date of Patent: May 2, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Wiren D. Becker, Daniel M. Dreps, Jose A. Hejase, Glen A. Wiedemeier, Si T. Win
-
Publication number: 20170063353Abstract: Embodiments described herein include a quadrature phase corrector (QPC) which includes multiple differential amplifies for correcting the phase of one or more clock signals. In one embodiment, the differential amplifiers are arranged in an input stage, cross-coupled stage, and ring stage. The input stage receives and buffers the input clock signal (or signals). The cross-coupled stage includes one or more latches that force one clock signal high and another low which causes the QPC to oscillate. The ring stage outputs four clock signals with adjusted phases relative to the input clock signals. In one example, the ring stage outputs a quadrature clock signal that includes four clock signals phase shifted by 90 degrees.Type: ApplicationFiled: September 1, 2015Publication date: March 2, 2017Inventors: Paul W. COTEUS, Daniel M. DREPS, Kyu-hyoun KIM, Glen A. WIEDEMEIER
-
Publication number: 20160349325Abstract: Embodiments of the present disclosure provide methods for using a compliance model to determine compatibility of a channel with a bus's chip I/O circuitry at its ends. The method includes identifying at least one design criteria and obtaining boundary sets of frequency domain parameters for compliant signal channels known to achieve the design criteria. In certain embodiments, the boundary sets may be derived using a genetic algorithm. The method further includes verifying whether a particular signal channel is compliant by comparing values of frequency domain parameters for the particular channel to one or more of the boundary sets of frequency domain parameters for the known compliant channels.Type: ApplicationFiled: August 24, 2015Publication date: December 1, 2016Inventors: Wiren D. Becker, Daniel M. Dreps, Jose A. Hejase, Glen A. Wiedemeier, Si T. Win
-
Publication number: 20160352473Abstract: Embodiments of the present disclosure provide methods for testing channel compliance. The method generally includes identifying at least one design criteria and determining boundary sets of frequency domain parameters for compliant signal channels known to achieve the design criteria. The boundary sets may be used for verifying whether a particular signal channel is compliant by comparing values of frequency domain parameters for the particular channel to one or more of the boundary sets of frequency domain parameters for the known compliant channels.Type: ApplicationFiled: August 24, 2015Publication date: December 1, 2016Inventors: Wiren D. Becker, Daniel M. Dreps, Jose A. Hejase, Glen A. Wiedemeier, Si T. Win
-
Publication number: 20160350195Abstract: Embodiments of the present disclosure provide apparatus for testing channel compliance. The apparatus generally performs operations that includes identifying at least one design criteria and determining boundary sets of frequency domain parameters for compliant signal channels known to achieve the design criteria. The boundary sets may be used for verifying whether a particular signal channel is compliant by comparing values of frequency domain parameters for the particular channel to one or more of the boundary sets of frequency domain parameters for the known compliant channels.Type: ApplicationFiled: May 26, 2015Publication date: December 1, 2016Inventors: Wiren D. Becker, Daniel M. Dreps, Jose A. Hejase, Glen A. Wiedemeier, Si T. Win
-
Publication number: 20160349319Abstract: Embodiments of the present disclosure provide apparatus for using a compliance model to determine compatibility of a channel with a bus's chip I/O circuitry at its ends. The apparatus includes at least one processor and a memory coupled to the at least one processor. The processor is configured to: identify at least one design criteria; obtain boundary sets of frequency domain parameters for compliant signal channels known to achieve the design criteria; and verify whether a particular signal channel is compliant by comparing values of frequency domain parameters for the particular channel to one or more of the boundary sets of frequency domain parameters for the known compliant channels.Type: ApplicationFiled: May 26, 2015Publication date: December 1, 2016Inventors: Wiren D. Becker, Daniel M. Dreps, Jose A. Hejase, Glen A. Wiedemeier, Si T. Win
-
Patent number: 9442512Abstract: An aspect includes a method of interface clock frequency switching control that includes determining a first clock delay adjustment of a clock signal for an interface at a first clock frequency. A controller determines a second clock delay adjustment for the interface operated at a second clock frequency. The controller computes an insertion delay between the clock signal and a data signal of the interface based on the first clock delay adjustment and frequency and the second clock delay adjustment and frequency. The controller also computes a third clock delay adjustment to operate the interface at a third clock frequency based on the insertion delay and a relative difference between the third clock frequency and the second clock frequency. The clock signal is adjusted based on the third clock delay adjustment to align timing of the clock signal with the data signal at the third clock frequency.Type: GrantFiled: November 20, 2015Date of Patent: September 13, 2016Assignee: International Business Machines CorporationInventors: Paul W. Coteus, Daniel M. Dreps, Hillery C. Hunter, Kyu-hyoun Kim, Glen A. Wiedemeier
-
Patent number: 8824573Abstract: An embodiment of the invention comprises a digital phase detector with substantially zero phase offset. The digital phase detector receives a clock signal and a reference clock signal and provides a phase indicator signal to identify whether the clock signal leads or lags the reference clock signal. An embodiment of the invention comprises a method that adds substantially zero phase offset in processing an input clock signal and a delayed clock signal to generate a control signal. The control signal is processed in a variable delay line to generate the delayed clock signal. In an embodiment, a first processor comprises a delay locked loop having a digital phase detector, the digital phase detector comprising a first differential sense amplifier cross-coupled to a second differential sense amplifier, the digital phase detector receiving a clock signal and generating one or more delayed clock signals, a control signal, and a gated data signal.Type: GrantFiled: January 8, 2014Date of Patent: September 2, 2014Assignee: International Business Machines CorporationInventors: Daniel M. Dreps, Kyu-hyoun Kim, Glen A. Wiedemeier
-
Publication number: 20140153682Abstract: An embodiment of the invention comprises a digital phase detector with substantially zero phase offset. The digital phase detector receives a clock signal and a reference clock signal and provides a phase indicator signal to identify whether the clock signal leads or lags the reference clock signal. An embodiment of the invention comprises a method that adds substantially zero phase offset in processing an input clock signal and a delayed clock signal to generate a control signal. The control signal is processed in a variable delay line to generate the delayed clock signal. In an embodiment, a first processor comprises a delay locked loop having a digital phase detector, the digital phase detector comprising a first differential sense amplifier cross-coupled to a second differential sense amplifier, the digital phase detector receiving a clock signal and generating one or more delayed clock signals, a control signal, and a gated data signal.Type: ApplicationFiled: January 8, 2014Publication date: June 5, 2014Applicant: International Business Machines CorporationInventors: Daniel M. Dreps, Kyu-hyoun Kim, Glen A. Wiedemeier
-
Patent number: 8718216Abstract: An embodiment of the invention comprises a digital phase detector with substantially zero phase offset. The digital phase detector receives a clock signal and a reference clock signal and provides a phase indicator signal to identify whether the clock signal leads or lags the reference clock signal. An embodiment of the invention comprises a method that adds substantially zero phase offset in processing an input clock signal and a delayed clock signal to generate a control signal. The control signal is processed in a variable delay line to generate the delayed clock signal. In an embodiment, a first processor comprises a delay locked loop having a digital phase detector, the digital phase detector comprising a first differential sense amplifier cross-coupled to a second differential sense amplifier, the digital phase detector receiving a clock signal and generating one or more delayed clock signals, a control signal, and a gated data signal.Type: GrantFiled: September 23, 2011Date of Patent: May 6, 2014Assignee: International Business Machines CorporationInventors: Daniel M. Dreps, Kyu-hyoun Kim, Glen A. Wiedemeier
-
Patent number: 8674737Abstract: A slew rate control circuit configured to control a slew rate of driver circuit comprises a clock delay module that receives a half-rate clock signal and that includes a plurality of delay cells configured to generate a plurality of respective delayed clock signals each having a different time delay from one another. A driver module includes a plurality of multiplexers in electrical communication with a respective data cell to receive a corresponding delayed clock signal. The multiplexers are configured to output a respective full-rate data stream in response to the delayed clock signal. The slew driver module further includes an output stage circuit in electrical communication with each multiplexer to combine each full-rate data stream and to generate a final step-wise driving signal that controls the slew rate.Type: GrantFiled: September 7, 2012Date of Patent: March 18, 2014Assignee: International Business Machines CorporationInventors: Marcel A. Kossel, Michael A. Sorna, Thomas H. Toifl, Glen A. Wiedemeier
-
Publication number: 20140070864Abstract: A slew rate control circuit configured to control a slew rate of driver circuit comprises a clock delay module that receives a half-rate clock signal and that includes a plurality of delay cells configured to generate a plurality of respective delayed clock signals each having a different time delay from one another. A driver module includes a plurality of multiplexers in electrical communication with a respective data cell to receive a corresponding delayed clock signal. The multiplexers are configured to output a respective full-rate data stream in response to the delayed clock signal. The slew driver module further includes an output stage circuit in electrical communication with each multiplexer to combine each full-rate data stream and to generate a final step-wise driving signal that controls the slew rate.Type: ApplicationFiled: September 7, 2012Publication date: March 13, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Marcel A. Kossel, Michael A. Sorna, Thomas H. Toifl, Glen A. Wiedemeier
-
Patent number: 8543753Abstract: A multi-use physical (PHY) architecture that includes a PHY connection that includes one or more bit lines and that is communicatively coupled to a first processor. The PHY connection is configurable to carry signals between the first processor and a second processor, or between the first processor and a memory. The one or more bit lines are configured to carry signals bi-directionally at a first voltage when the PHY connection is configured to carry signals between the first processor and the memory. The one or more bit lines are configured to carry signals uni-directionally at a second voltage when the PHY connection is configured to carry signals between the first processor and the second processor. The second voltage is different than the first voltage.Type: GrantFiled: April 6, 2011Date of Patent: September 24, 2013Assignee: International Business Machines CorporationInventors: Daniel M. Dreps, Kyu-hyoun Kim, Michael A. Sorna, Glen A. Wiedemeier
-
Publication number: 20130077724Abstract: An embodiment of the invention comprises a digital phase detector with substantially zero phase offset. The digital phase detector receives a clock signal and a reference clock signal and provides a phase indicator signal to identify whether the clock signal leads or lags the reference clock signal. An embodiment of the invention comprises a method that adds substantially zero phase offset in processing an input clock signal and a delayed clock signal to generate a control signal. The control signal is processed in a variable delay line to generate the delayed clock signal. In an embodiment, a first processor comprises a delay locked loop having a digital phase detector, the digital phase detector comprising a first differential sense amplifier cross-coupled to a second differential sense amplifier, the digital phase detector receiving a clock signal and generating one or more delayed clock signals, a control signal, and a gated data signal.Type: ApplicationFiled: September 23, 2011Publication date: March 28, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Daniel M. Dreps, Kyu-hyoun Kim, Glen A. Wiedemeier
-
Publication number: 20120260016Abstract: A multi-use physical (PHY) architecture that includes a PHY connection that includes one or more bit lines and that is communicatively coupled to a first processor. The PHY connection is configurable to carry signals between the first processor and a second processor, or between the first processor and a memory. The one or more bit lines are configured to carry signals bi-directionally at a first voltage when the PHY connection is configured to carry signals between the first processor and the memory. The one or more bit lines are configured to carry signals uni-directionally at a second voltage when the PHY connection is configured to carry signals between the first processor and the second processor. The second voltage is different than the first voltage.Type: ApplicationFiled: April 6, 2011Publication date: October 11, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Daniel M. Dreps, Kyu-hyoun Kim, Michael A. Sorna, Glen A. Wiedemeier
-
Patent number: 7859318Abstract: A regulated delay line device includes main regulator coupled to a node, and a plurality of delay branches coupled to the node to receive a voltage output to the node by the main regulator. Each of the plurality of delay branches includes a micro-regulator and a delay line. The delay line is coupled to the micro-regulator such that unfiltered noise is removed locally at each delay branch by a corresponding micro-regulator.Type: GrantFiled: February 14, 2008Date of Patent: December 28, 2010Assignee: International Business Machines CorporationInventors: Daniel Dreps, Daniel Friedman, Seongwon Kim, Hector Saenz, Glen Wiedemeier
-
Patent number: 7821300Abstract: A system includes a first CML buffer configured to receive a first bias signal and a first CML signal of a first CML logic family. The first CML buffer produces a second CML signal of the first CML logic family based on the first CML signal and the first bias signal. A first coupling capacitor module couples to the first CML buffer. The first coupling capacitor module receives the second CML signal and produces a third CML signal based on the second CML signal. A second CML buffer couples to the coupling capacitor module and receives a second bias signal and the third CML signal, producing a fourth CML signal of a second CML logic family. A feedback module couples to the second CML buffer and receives the fourth CML signal producing a fifth CML signal. The second CML buffer is produces the fourth CML signal based on the second bias signal, the third CML signal, and the fifth CML signal.Type: GrantFiled: December 3, 2008Date of Patent: October 26, 2010Assignee: International Business Machines CorporationInventors: Dan P. Bernard, John C. Schiff, Glen A. Wiedemeier
-
Patent number: 7773689Abstract: Multimodal memory controllers are disclosed that include: a transmitter having a first input signal line, a second input signal line, a first output signal line, a second output signal line, a first single-ended driver, a second single-ended driver, a differential transmitter, and a mode control signal line, the mode control signal line having asserted upon it a mode control signal, the transmitter configured to operate the output signal lines using the single-ended drivers at a first voltage when the mode control signal is a first value and to operate the output signal lines using the differential transmitter at a second voltage when the mode control signal is a second value, and the transmitter configured to protect the differential transmitter from the first voltage when the mode control signal is the first value.Type: GrantFiled: February 2, 2007Date of Patent: August 10, 2010Assignee: International Business Machines CorporationInventors: Daniel M. Dreps, Dhaval R. Sejpal, Glen A. Wiedemeier