Patents by Inventor Gongyi WU
Gongyi WU has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11956944Abstract: Embodiments of the present application provide a semiconductor structure formation method and a semiconductor structure. The method includes: the substrate including contact region and dummy region, a first bitline structure and a first dielectric layer being formed on the substrate, the first bitline structure and the first dielectric layer defining discrete capacitor contact openings; forming a first sacrificial layer filling the capacitor contact opening; removing, in the dummy region, part of height of the first bitline structure, part of height of the first dielectric layer and part of height of the first sacrificial layer to form a first opening located at top of a second bitline structure, a second dielectric layer and a second sacrificial layer; forming an insulation layer filling the first opening; removing, in the contact region, the first sacrificial layer to form a second opening; and forming a capacitor contact structure located in the second opening.Type: GrantFiled: November 22, 2021Date of Patent: April 9, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Longyang Chen, Hongfa Wu, Gongyi Wu
-
Patent number: 11935925Abstract: A method for manufacturing a semiconductor structure includes the following operations. A first conductive layer, a second conductive layer and a passivation layer are successively formed on a semiconductor substrate. The passivation layer and the second conductive layer are patterned to form a primary gate pattern. A portion of the first conductive layer that is not covered by the primary gate pattern, is exposed. The primary gate pattern is subjected with plasma treatment to form a first protective layer. A dielectric layer is formed. The exposed portion of the first conductive layer is removed to retain a portion of the first conductive layer covered by the primary gate pattern. A second protective layer is formed on a side wall of the exposed portion of the first conductive layer.Type: GrantFiled: July 30, 2021Date of Patent: March 19, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Gongyi Wu, Youquan Yu, Yong Lu
-
Patent number: 11877440Abstract: The disclosure relates to a buried bit line and a forming method thereof, the buried bit line is formed in a bit line slot of a substrate, the buried bit line includes a first bit line layer formed in the bit line slot, a first blocking layer and a second bit line layer. A top of the first bit line layer is lower than a surface of the substrate. The first blocking layer is at least partially formed between the first bit line layer and an inner wall of the bit line slot. The second bit line layer is formed in the bit line slot and configured to communicate the first bit line layer with a drain region in the substrate.Type: GrantFiled: August 30, 2021Date of Patent: January 16, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Gongyi Wu, Yong Lu, Penghui Xu
-
Patent number: 11864378Abstract: The present disclosure discloses a semiconductor device and a method for manufacturing a semiconductor device. The method for manufacturing a semiconductor device includes following steps: providing a semiconductor substrate, and forming active regions and trench isolation structures in the semiconductor substrate, wherein the trench isolation structures are located between the active regions; forming first grooves in the active regions; filling the first grooves to form inversion polysilicon layers, the inversion polysilicon layers being inversely doped with the active regions; forming second grooves, the second grooves running through the polysilicon layers and a part of the semiconductor substrate, and reserving parts of the inversion polysilicon layers located on side faces of the second grooves; and, forming buried word line structures in the second grooves.Type: GrantFiled: June 29, 2021Date of Patent: January 2, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Yong Lu, Gongyi Wu, Hongkun Shen, Qiuhu Pang
-
Patent number: 11843029Abstract: Embodiments of the present disclosure provide a semiconductor structure and a semiconductor structure manufacturing method. The semiconductor structure includes: a base including an array region and a peripheral region, the peripheral region having a first isolation structure, the array region having a second isolation structure, a top opening area of the first isolation structure being greater than that of the second isolation structure; the first isolation structure having a first groove, and a first insulation structure configured to fill the first groove; and the first insulation structure including at least a top isolation layer, a top surface of the top isolation layer being flush with a top surface of the base, and the top isolation layer being made of at least a low dielectric constant material.Type: GrantFiled: October 15, 2021Date of Patent: December 12, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Youquan Yu, Gongyi Wu, Shiran Zhang
-
Publication number: 20230301066Abstract: Embodiments of the present disclosure relate to the field of semiconductor structures, and provide a semiconductor structure and a manufacturing method thereof. The semiconductor structure includes: a base; a plurality of first conductive structures, located on a surface of the base and distributed at intervals along a first direction; a plurality of second conductive structures, located on the surface of the base, and the plurality of second conductive structures and the plurality of first conductive structures being arranged alternately; and a plurality of support structures, located on the surface of the base and a given one of the plurality of support structures being located between a given one of the plurality of first conductive structures and a given one of the plurality of second conductive structures.Type: ApplicationFiled: September 28, 2022Publication date: September 21, 2023Inventors: Gongyi WU, Xinran LIU, Yachao XU, Longyang CHEN
-
Publication number: 20230282687Abstract: A semiconductor structure and a manufacturing method therefor are provided. The semiconductor structure includes: a substrate; a plurality of connection pads disposed on a surface of the substrate; and a plurality of electrode pillars, disposed on the substrate and connected to the plurality of connection pads in a one-to-one correspondence. Each electrode pillar includes a first conductor layer and a second conductor layer that are alternately distributed in a direction perpendicular to the substrate. A material of the first conductor layer is different from a material of the second conductor layer. A side surface of the first conductor layer is recessed inward relative to a side surface of the second conductor layer.Type: ApplicationFiled: February 7, 2023Publication date: September 7, 2023Inventors: Gongyi WU, Yachao Xu, Xinran Liu, Juncai Li
-
Publication number: 20230231005Abstract: The present disclosure provides a method of manufacturing a semiconductor structure and a semiconductor structure. The method of manufacturing the semiconductor structure includes: providing an initial structure, where the initial structure includes a laminated structure and a plurality of capacitor holes formed in the laminated structure, and a bottom electrode is formed in each of the capacitor holes; forming a hard mask layer, where the hard mask layer covers a top surface of the initial structure; and partially etching the hard mask layer through an etching gas, to form a plurality of first opening, where the etching gas includes a first gas, and the first gas includes a nitrogen atomic-containing and/or hydrogen atomic-containing gas, to avoid a combination reaction between the first gas and a material of the bottom electrode.Type: ApplicationFiled: January 3, 2023Publication date: July 20, 2023Inventors: Juncai LI, Bo YANG, Xiaoyu YANG, Kai CAO, Gongyi WU
-
Publication number: 20230225115Abstract: A method for forming a memory includes: forming a bit line structure and a capacitor contact layer, where the bit line structure includes a bit line, a bit line cap layer and a bit line isolation layer, and the capacitor contact layer covers part of a side wall of the bit line isolation layer; forming a stop layer covering the side wall of the bit line isolation layer; forming a capacitor landing layer covering a top surface of the capacitor contact layer; and etching the bit line isolation layer by using the stop layer as an etch stop layer to form an air gap in the bit line isolation layer. Probability of occurrence of a short circuit between the capacitor landing layer and a bit line is reduced.Type: ApplicationFiled: January 10, 2023Publication date: July 13, 2023Inventors: Gongyi WU, Yachao XU, Xiaoyu YANG
-
Publication number: 20230209806Abstract: Semiconductor structure and method forming the same are provided. The method includes: providing a substrate and discrete conductive structures on the substrate; forming an insulating layer on an upper surface of each of the conductive structures; forming an isolation structure on a side wall of each of the conductive structures and on a side wall of each of the insulating layers; removing part of the isolation structure located on the side wall of the insulating layer; removing part of the insulating layer that is far away from a respective one of the conductive structures, to form and surround trenches by a surface of the substrate, the side walls of the isolation structures and the side walls of the insulating layers, a width of an opening of each trench being larger than a width of a bottom of each trench in a direction perpendicular to side walls of the trenches.Type: ApplicationFiled: March 3, 2023Publication date: June 29, 2023Inventors: Gongyi WU, Ruigen Ding, Xianxian Tang, Nan Deng, Yuchen Wang
-
Publication number: 20230209807Abstract: A memory cell includes a transistor, a storage node contact and a capacitor that are connected sequentially, wherein the capacitor includes a lower electrode, an upper electrode and a dielectric layer disposed between the lower electrode and the upper electrode. The lower electrode includes: a first electrode layer having a first sub-electrode region and a plurality of second sub-electrode regions connected to the first sub-electrode region, where the first sub-electrode region is in contact with a surface of the storage node contact, each of the second sub-electrode regions extends along a direction away from the storage node contact and has a first end face and a second end face facing each other in an extension direction, the first end face being in contact with the surface of the storage node contact; and a second electrode layer, covering at least part of a surface of the first electrode layer.Type: ApplicationFiled: March 7, 2023Publication date: June 29, 2023Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Gongyi WU, Xiaoling WANG
-
Publication number: 20230125245Abstract: Embodiments discloses a semiconductor structure and a fabricating method. The method includes: forming a contact hole on a substrate; forming a first doped layer on a surface of the contact hole, and annealing the first doped layer; forming at least one second doped layer on the first doped layer, and annealing each of the at least one second doped layer; and forming a third doped layer on the at least one second doped layer to fill up the contact hole. A thickness of the at least one second doped layer is greater than a thickness of the third doped layer, and the thickness of the third doped layer is greater than the thickness of the first doped layer. Annealing not only can repair lattice mismatch and lattice defect in the first doped layer/second doped layer, but also can improve surface roughness of the first doped layer/second doped layer.Type: ApplicationFiled: October 23, 2022Publication date: April 27, 2023Inventors: Gongyi WU, Xiaofei WU, Yachao XU
-
Publication number: 20230115307Abstract: The present disclosure provides a buried word line structure and a method for manufacturing the same, and a dynamic random access memory. The buried word line structure includes: a semiconductor substrate, word line trenches and word line structures. The semiconductor substrate is provided with active areas and shallow trench isolations, and the shallow trench isolations isolate the active areas. The word line trenches pass through the active areas along a first direction. The word line structures are disposed in the word line trenches. The word line structures include: a high dielectric constant dielectric layer covering inner surfaces of the word line trenches; a polysilicon layer covering the high dielectric constant dielectric layer; a work function layer covering the polysilicon layer; and a word line metal layer filled on a side of the work function layer away from the polysilicon layer.Type: ApplicationFiled: June 30, 2021Publication date: April 13, 2023Inventors: Yong LU, Hongkun SHEN, Gongyi WU
-
Publication number: 20230056204Abstract: Embodiments of the present disclosure provide a semiconductor structure and a method for manufacturing the same. The semiconductor structure includes: a substrate and a plurality of discrete bit line structures disposed on the substrate, a conductive plug being arranged between each adjacent bit line structures, a top surface of the conductive plug being lower than or flush with top surfaces of the bit line structures; and landing pads, one of the landing pads covering at least the top surface and part of side wall surfaces of the conductive plug.Type: ApplicationFiled: June 30, 2021Publication date: February 23, 2023Inventors: Longyang CHEN, Gongyi WU
-
Publication number: 20230053627Abstract: The present disclosure discloses a semiconductor device and a method for manufacturing a semiconductor device. The method for manufacturing a semiconductor device includes following steps: providing a semiconductor substrate, and forming active regions and trench isolation structures in the semiconductor substrate, wherein the trench isolation structures are located between the active regions; forming first grooves in the active regions; filling the first grooves to form inversion polysilicon layers, the inversion polysilicon layers being inversely doped with the active regions; forming second grooves, the second grooves running through the polysilicon layers and a part of the semiconductor substrate, and reserving parts of the inversion polysilicon layers located on side faces of the second grooves; and, forming buried word line structures in the second grooves.Type: ApplicationFiled: June 29, 2021Publication date: February 23, 2023Inventors: Yong LU, Gongyi WU, Hongkun SHEN, Qiuhu PANG
-
Publication number: 20230054358Abstract: The present disclosure provides a semiconductor device and a manufacturing method thereof. The method for manufacturing a semiconductor device includes: providing a semiconductor substrate, with a plurality of trench isolation structures and a plurality of functional regions between the trench isolation structures being formed; forming a buried bit line structure, the buried bit line structure being formed in the semiconductor substrate; and forming a word line structure and a plurality of active regions, the word line structures and the active regions being formed on a surface of the semiconductor substrate and located above the functional regions.Type: ApplicationFiled: June 15, 2021Publication date: February 23, 2023Inventors: Gongyi WU, Yong LU, Xin Xin
-
Publication number: 20230043941Abstract: The present disclosure provides a method of forming a semiconductor structure and a semiconductor structure. The method of forming a semiconductor structure includes: providing an initial structure, where the initial structure includes a substrate and bit line structures arranged at intervals on the substrate; forming an initial protective structure, where the initial protective structure at least covers a part of sidewalls of each of the bit line structures, and the initial protective structure has a first height in a direction parallel to the bit line structures; forming a shielding structure, where the shielding structure at least covers a part of sidewalls of the initial protective structure; and removing at least a part of the initial protective structure exposed by the shielding structure by using the shielding structure as an etching selection layer, to form protective structures each having a second height.Type: ApplicationFiled: January 11, 2022Publication date: February 9, 2023Inventors: Peng YANG, Gongyi WU
-
Publication number: 20230005928Abstract: The present disclosure provides a method of manufacturing a semiconductor structure, and a semiconductor structure, relating to the technical field of semiconductors. The method of manufacturing a semiconductor structure includes: providing a substrate; forming multiple initial active pillars on the substrate; forming a gate layer between initial active pillars; and forming a first dielectric layer with openings on the gate layer and on the initial active pillars; removing part of the initial active pillar located in each opening to form an active pillar; and removing part of the gate layer to form an isolation trench and a word line, such that two adjacent active pillars in the same row are located on two sides of the isolation trench.Type: ApplicationFiled: November 8, 2021Publication date: January 5, 2023Inventors: Gongyi Wu, Xiaoling Wang
-
Publication number: 20220359526Abstract: The present disclosure provides a memory device, and a semiconductor structure and a forming method thereof, which includes: providing a substrate, which includes a plurality of bit line structures, forming a cover layer on each of the bit line structures, forming a first insulating layer and a second insulating layer sequentially on a side wall of each cover layer, and filling a space between second insulating layers of two adjacent bit line structures with a conductive contact layer; tops of the conductive contact layers and the second insulating layers are all lower than surfaces of the cover layers and higher than surfaces of the bit line structures; tops of the first insulating layers are flush with those of the conductive contact layers and the second insulating layers; and etching back the conductive contact layers, to form a capacitor contact hole between cover layers of two adjacent bit line structures.Type: ApplicationFiled: March 22, 2022Publication date: November 10, 2022Inventors: Longyang CHEN, Zhongming Liu, Hongfa Wu, Gongyi Wu
-
Publication number: 20220130836Abstract: Embodiments of the present application provide a semiconductor structure formation method and a semiconductor structure. The semiconductor structure formation method includes: providing a substrate, the substrate including a contact region and a virtual region arranged adjacent to each other, a bitline structure and a dielectric layer arranged discretely being formed on the substrate, an extension direction of the dielectric layer intersecting with that of the bitline structure, and the bitline structure and the dielectric layer defining discrete capacitor contact openings; forming a sacrificial layer filling the capacitor contact opening; removing, in the contact region, the sacrificial layer to form a second opening; forming a bottom conductive layer filling the second opening; removing, in the virtual region, some height of the sacrificial layer to form a first opening; forming an insulation layer filling the first opening; and forming a capacitor contact structure located in the second opening.Type: ApplicationFiled: November 22, 2021Publication date: April 28, 2022Inventors: Longyang CHEN, Hongfa Wu, Gongyi Wu